{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,4]],"date-time":"2025-12-04T09:55:00Z","timestamp":1764842100484},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,5]]},"DOI":"10.1109\/mocast.2018.8376559","type":"proceedings-article","created":{"date-parts":[[2018,6,11]],"date-time":"2018-06-11T23:29:45Z","timestamp":1528759785000},"page":"1-4","source":"Crossref","is-referenced-by-count":3,"title":["A Tetris-based legalization heuristic for standard cell placement with obstacles"],"prefix":"10.1109","author":[{"given":"Panagiotis","family":"Oikonomou","sequence":"first","affiliation":[]},{"given":"Antonios N.","family":"Dadaliaris","sequence":"additional","affiliation":[]},{"given":"Thanasis","family":"Loukopoulos","sequence":"additional","affiliation":[]},{"given":"Athanasios","family":"Kakarountas","sequence":"additional","affiliation":[]},{"given":"Georgios I.","family":"Stamoulis","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2645791.2645814"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1353629.1353640"},{"key":"ref12","first-page":"369","article-title":"Fast legalization for standard cell placement with simultaneous wirelength and displacement minimization","author":"ho","year":"2010","journal-title":"Proceedings of IEEE\/IFIP International Conference on VLSI and System-on-Chip"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2800986.2801013"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372613"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062330"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858364"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MOCAST.2017.7937644"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1166\/jolpe.2017.1483"},{"journal-title":"ISPD04 benchmark circuits","year":"0","key":"ref19"},{"journal-title":"Method and System for High Speed Detailed Placement of Cells Within an Integrated Circuit Design","year":"2002","author":"hill","key":"ref4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923063"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3036669.3036680"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.925783"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2253834"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837347"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2699873"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2478963"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2801948.2801965"}],"event":{"name":"2018 7th International Conference on Modern Circuits and Systems Technologies (MOCAST)","start":{"date-parts":[[2018,5,7]]},"location":"Thessaloniki","end":{"date-parts":[[2018,5,9]]}},"container-title":["2018 7th International Conference on Modern Circuits and Systems Technologies (MOCAST)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8370368\/8376555\/08376559.pdf?arnumber=8376559","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,7,3]],"date-time":"2018-07-03T01:27:28Z","timestamp":1530581248000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8376559\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,5]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/mocast.2018.8376559","relation":{},"subject":[],"published":{"date-parts":[[2018,5]]}}}