{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T06:58:47Z","timestamp":1771657127367,"version":"3.50.1"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,5]]},"DOI":"10.1109\/mocast.2018.8376612","type":"proceedings-article","created":{"date-parts":[[2018,6,11]],"date-time":"2018-06-11T23:29:45Z","timestamp":1528759785000},"page":"1-4","source":"Crossref","is-referenced-by-count":11,"title":["Expanding a robot's life: Low power object recognition via FPGA-based DCNN deployment"],"prefix":"10.1109","author":[{"given":"Panagiotis G.","family":"Mousouliotis","sequence":"first","affiliation":[]},{"given":"Konstantinos L.","family":"Panayiotou","sequence":"additional","affiliation":[]},{"given":"Emmanouil G.","family":"Tsardoulias","sequence":"additional","affiliation":[]},{"given":"Loukas P.","family":"Petrou","sequence":"additional","affiliation":[]},{"given":"Andreas L.","family":"Symeonidis","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"49","article-title":"A Convolutional Neural Network Fully Implemented on FPGA for Embedded Platforms","author":"marco","year":"2017","journal-title":"CAS (NGCAS) 2017 New Generation of IEEE"},{"key":"ref11","first-page":"26","article-title":"Going deeper with embedded fpga platform for convolutional neural network","author":"jiantao","year":"2016","journal-title":"Proceedings of the 2016 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays"},{"key":"ref12","article-title":"Angel-Eye: A Complete Design Flow for Mapping CNN onto Embedded FPGA","author":"kaiyuan","year":"2017","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"ref13","article-title":"Creating an extrovert robotic assistant via IoT networking devices","author":"panagiotis","year":"2017","journal-title":"International Conference on Cloud and Robotics 2017"},{"key":"ref14","first-page":"5","article-title":"ROS: an open-source Robot Operating System","volume":"3","author":"morgan","year":"2009","journal-title":"ICRA Workshop on Open Source Software"},{"key":"ref15","author":"philipp","year":"2016","journal-title":"Hardware-oriented Approximation of Convolutional Neural Networks"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/CVPRW.2017.60"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"312","DOI":"10.1109\/TII.2007.912360","article-title":"Development of a new robot controller architecture with FPGA-based IC design for improved high-speed performance","volume":"3","author":"xiaoyin","year":"2007","journal-title":"IEEE Transactions on Industrial Informatics"},{"key":"ref3","first-page":"70","article-title":"FPGA implementation of closed-loop control system for small-scale robot","author":"wei","year":"2005","journal-title":"Advanced Robotics 2005 ICAR'05 Proceedings 12th International Conference on"},{"key":"ref6","first-page":"35","article-title":"FPGA based speeded up robust features","author":"jan","year":"2009","journal-title":"Technologies for Practical Robot Applications 2009 TePRA 2009 IEEE International Conference on"},{"key":"ref5","first-page":"81","article-title":"A high speed vision system for robots using FPGA technology","author":"hosseini","year":"2008","journal-title":"Mechatronics and Machine Vision in Practice 2008 M2VIP 2008 15th International Conference on"},{"key":"ref8","first-page":"257","article-title":"Hardware accelerated convolutional neural networks for synthetic vision systems","author":"clment","year":"2010","journal-title":"Circuits and Systems (ISCAS) Proceedings of 2010 IEEE International Symposium on"},{"key":"ref7","first-page":"1","article-title":"FPGA acceleration of multilevel ORB feature extraction for computer vision","author":"josh","year":"2017","journal-title":"2017 27th International Conference on Field Programmable Logic and Applications (FPL)"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"190","DOI":"10.1016\/j.micpro.2011.12.002","article-title":"An FPGA implementation of the SMG-SLAM algorithm","volume":"36","author":"grigorios","year":"2012","journal-title":"Microprocessors and Microsystems"},{"key":"ref1","article-title":"SqueezeJet: High-level Synthesis Accelerator Design for Deep Convolutional Neural Networks","author":"mousouliotis","year":"0","journal-title":"accepted in ARC 2018 14th International Symposium on Applied Reconfigurable Computing"},{"key":"ref9","first-page":"133","article-title":"An efficient implementation of deep convolutional neural networks on a mobile coprocessor","author":"jonghoon","year":"2014","journal-title":"Circuits and Systems (MWS-CAS) 2014 IEEE 57th International Midwest Symposium on"}],"event":{"name":"2018 7th International Conference on Modern Circuits and Systems Technologies (MOCAST)","location":"Thessaloniki","start":{"date-parts":[[2018,5,7]]},"end":{"date-parts":[[2018,5,9]]}},"container-title":["2018 7th International Conference on Modern Circuits and Systems Technologies (MOCAST)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8370368\/8376555\/08376612.pdf?arnumber=8376612","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T04:31:47Z","timestamp":1643171507000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8376612\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,5]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/mocast.2018.8376612","relation":{},"subject":[],"published":{"date-parts":[[2018,5]]}}}