{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T11:48:22Z","timestamp":1725450502560},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,5]]},"DOI":"10.1109\/mocast.2018.8376625","type":"proceedings-article","created":{"date-parts":[[2018,6,11]],"date-time":"2018-06-11T23:29:45Z","timestamp":1528759785000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["Low-power dual-edge-triggered synchronous latency-insensitive systems"],"prefix":"10.1109","author":[{"given":"Dimitris","family":"Konstantinou","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anastasios","family":"Psarras","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Giorgos","family":"Dimitrakopoulos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chrysostomos","family":"Nicopoulos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2435264.2435296"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.41"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.844302"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3054744"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MEMCOD.2015.7340485"},{"journal-title":"Microarchitecture of Network-on-Chip Routers A Designer's Perspective","year":"2014","author":"dimitrakopoulos","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1981.1675811"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.1998.669513"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7169017"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2017.8242054"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MEMCOD.2009.5185393"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2002.1000291"},{"key":"ref6","doi-asserted-by":"crossref","DOI":"10.7873\/DATE2014.314","article-title":"Hardware primitives for the synthesis of multithreaded elastic systems","author":"dimitrakopoulos","year":"2014","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.243"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2007.7"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2480849"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147077"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.1044297"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2011.47"}],"event":{"name":"2018 7th International Conference on Modern Circuits and Systems Technologies (MOCAST)","start":{"date-parts":[[2018,5,7]]},"location":"Thessaloniki","end":{"date-parts":[[2018,5,9]]}},"container-title":["2018 7th International Conference on Modern Circuits and Systems Technologies (MOCAST)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8370368\/8376555\/08376625.pdf?arnumber=8376625","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,3]],"date-time":"2020-11-03T10:33:05Z","timestamp":1604399585000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8376625\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,5]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/mocast.2018.8376625","relation":{},"subject":[],"published":{"date-parts":[[2018,5]]}}}