{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T10:22:10Z","timestamp":1730283730477,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,5]]},"DOI":"10.1109\/mocast.2018.8376631","type":"proceedings-article","created":{"date-parts":[[2018,6,11]],"date-time":"2018-06-11T23:29:45Z","timestamp":1528759785000},"page":"1-4","source":"Crossref","is-referenced-by-count":2,"title":["Design of CPLD-based mealy FSMs with counters"],"prefix":"10.1109","author":[{"given":"Alexander","family":"Barkalov","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Larysa","family":"Titarenko","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Slawomir","family":"Chmielewski","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-319-59837-6","author":"barkalov","year":"2018","journal-title":"Logic Synthesisi for Finite State Machines based on Linear Chains of Stats"},{"key":"ref11","article-title":"Logic Synthesis and Optimization Benchmarks User Guide","author":"yang","year":"1991","journal-title":"Rep Microelectronics Center of North Carolina"},{"key":"ref12","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-642-04309-3","volume":"53","author":"barkalov","year":"2009","journal-title":"Logic Synthesis for FSM-based Control Units ser Lecture Notes in Electrical Engineering"},{"key":"ref13","first-page":"103","article-title":"Synthesis of Microprogram Control Units Oriented Toward Decreasing the Number of Macrocells of Addressing Circuit","volume":"17","author":"bieganowski","year":"2011","journal-title":"LNCCS Zielona Góra Univerrsity of Zielona Góra"},{"journal-title":"Xilinx","article-title":"ISE design suite","year":"2017","key":"ref14"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269007"},{"journal-title":"Digital Systems Design with FPGAs and CPLDs","year":"2011","author":"grout","key":"ref3"},{"journal-title":"Altera","year":"0","key":"ref6"},{"journal-title":"Xilinx","year":"0","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1988.25704"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-69285-0"},{"key":"ref2","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-642-36166-1","volume":"231","author":"czerwinski","year":"2013","journal-title":"Finite State Machine Logic Synthesis for Complex Programmable Logic Devices ser Lecture notes in electrical engineering"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-2692-6"},{"journal-title":"Design of FPGA-based Moore FMS's with counters","year":"2013","author":"barkalov","key":"ref9"}],"event":{"name":"2018 7th International Conference on Modern Circuits and Systems Technologies (MOCAST)","start":{"date-parts":[[2018,5,7]]},"location":"Thessaloniki","end":{"date-parts":[[2018,5,9]]}},"container-title":["2018 7th International Conference on Modern Circuits and Systems Technologies (MOCAST)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8370368\/8376555\/08376631.pdf?arnumber=8376631","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T05:04:52Z","timestamp":1643173492000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8376631\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,5]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/mocast.2018.8376631","relation":{},"subject":[],"published":{"date-parts":[[2018,5]]}}}