{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,7]],"date-time":"2025-11-07T09:29:11Z","timestamp":1762507751199},"reference-count":22,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,5]]},"DOI":"10.1109\/mocast.2019.8741595","type":"proceedings-article","created":{"date-parts":[[2019,6,21]],"date-time":"2019-06-21T03:17:13Z","timestamp":1561087033000},"page":"1-4","source":"Crossref","is-referenced-by-count":4,"title":["Design of a Digital PLL Real Number Model Using SystemVerilog"],"prefix":"10.1109","author":[{"given":"Nikolaos","family":"Georgoulopoulos","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alkiviadis","family":"Hatzopoulos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910966"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-94-007-0149-6_2"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MAPE.2011.6156276"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2012.6291956"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2007.4405863"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2013.6658461"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2011.6055330"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2015.7338432"},{"key":"ref18","first-page":"25","article-title":"Behavioral modeling and simulation of jitter and phase noise in fractional-N PLL frequency synthesizer","author":"mao","year":"2004","journal-title":"Proc 2004 IEEE International Behavioral Modeling and Simulation Conference (BMAS 2004)"},{"journal-title":"Predicting the phase noise and jitter of PLL-based frequency synthesizers","year":"2003","author":"kundert","key":"ref19"},{"journal-title":"Verilog-AMS Real Valued Modeling Guide","year":"2015","key":"ref4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/PACET.2017.8259969"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MOCAST.2018.8376642"},{"journal-title":"The designer's guide to Verilog AMS","year":"2004","author":"cundert","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2003.819128"},{"journal-title":"CMOS PLL Synthesizers Analysis and Design","year":"2005","author":"shu","key":"ref7"},{"journal-title":"Real Value Modeling for Mixed Signal Simulation","year":"2009","author":"hartong","key":"ref2"},{"key":"ref1","article-title":"Practical RNM with SystemVerilog","author":"vogelsong","year":"2015","journal-title":"CDNLive 2015"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014023"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/PATMOS.2018.8464148"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/SMACD.2016.7520718"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2017.7968237"}],"event":{"name":"2019 8th International Conference on Modern Circuits and Systems Technologies (MOCAST)","start":{"date-parts":[[2019,5,13]]},"location":"Thessaloniki, Greece","end":{"date-parts":[[2019,5,15]]}},"container-title":["2019 8th International Conference on Modern Circuits and Systems Technologies (MOCAST)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8732971\/8741537\/08741595.pdf?arnumber=8741595","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,19]],"date-time":"2022-07-19T20:26:15Z","timestamp":1658262375000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8741595\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,5]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/mocast.2019.8741595","relation":{},"subject":[],"published":{"date-parts":[[2019,5]]}}}