{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T01:52:04Z","timestamp":1725587524831},"reference-count":8,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,9,1]],"date-time":"2020-09-01T00:00:00Z","timestamp":1598918400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,9,1]],"date-time":"2020-09-01T00:00:00Z","timestamp":1598918400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,9,1]],"date-time":"2020-09-01T00:00:00Z","timestamp":1598918400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,9]]},"DOI":"10.1109\/mocast49295.2020.9200282","type":"proceedings-article","created":{"date-parts":[[2020,9,18]],"date-time":"2020-09-18T20:51:05Z","timestamp":1600462265000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["Adaptive Operation-Based ALU and FPU Clocking"],"prefix":"10.1109","author":[{"given":"Athanassios","family":"Tziouvaras","sequence":"first","affiliation":[]},{"given":"Georgios","family":"Dimitriou","sequence":"additional","affiliation":[]},{"given":"Michael","family":"Dossis","sequence":"additional","affiliation":[]},{"given":"Georgios","family":"Stamoulis","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"crossref","DOI":"10.1145\/1816038.1815967","article-title":"Energyperformance tradeoffs in processor architecture and circuit design: A marginal cost analysis","author":"azizi","year":"2010","journal-title":"Proceedings of Annual International Symposium on Computer Architecture (ISCA)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0440"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2014.21"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2007.90"},{"key":"ref8","first-page":"1","article-title":"Instruction- Based Timing Analysis in Pipelined Processors","author":"tziouvaras","year":"2019","journal-title":"2019 4th South-East Europe Design Automation Computer Engineering Computer Networks and Social Media Conference (SEEDA-CECNSM)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007148"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.72"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253179"}],"event":{"name":"2020 9th International Conference on Modern Circuits and Systems Technologies (MOCAST)","start":{"date-parts":[[2020,9,7]]},"location":"Bremen, Germany","end":{"date-parts":[[2020,9,9]]}},"container-title":["2020 9th International Conference on Modern Circuits and Systems Technologies (MOCAST)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9199028\/9200237\/09200282.pdf?arnumber=9200282","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,28]],"date-time":"2022-06-28T21:52:15Z","timestamp":1656453135000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9200282\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,9]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/mocast49295.2020.9200282","relation":{},"subject":[],"published":{"date-parts":[[2020,9]]}}}