{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,9]],"date-time":"2025-04-09T17:13:29Z","timestamp":1744218809098,"version":"3.28.0"},"reference-count":19,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,7,5]],"date-time":"2021-07-05T00:00:00Z","timestamp":1625443200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,7,5]],"date-time":"2021-07-05T00:00:00Z","timestamp":1625443200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,7,5]],"date-time":"2021-07-05T00:00:00Z","timestamp":1625443200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,7,5]]},"DOI":"10.1109\/mocast52088.2021.9493366","type":"proceedings-article","created":{"date-parts":[[2021,7,27]],"date-time":"2021-07-27T21:06:11Z","timestamp":1627419971000},"page":"1-5","source":"Crossref","is-referenced-by-count":3,"title":["Efficient Utilization of FPGA Multipliers for Convolutional Neural Networks"],"prefix":"10.1109","author":[{"given":"M. A.","family":"Boulasikis","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Birbas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"N.","family":"Tsafas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"N.","family":"Kanakaris","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"8-Bit Dot-Product Acceleration","year":"2017","author":"fu","key":"ref10"},{"article-title":"Squeezenet: Alexnet-level accuracy with 50x fewer parameters and¡ 0.5 mb model size","year":"2016","author":"iandola","key":"ref11"},{"key":"ref12","doi-asserted-by":"crossref","DOI":"10.1609\/aaai.v31i1.11231","article-title":"Inception-v4, inception-resnet and the impact of residual connections on learning","volume":"31","author":"szegedy","year":"2017","journal-title":"Proceedings of the AAAI Conference on Artificial Intelligence"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2647868.2654889"},{"journal-title":"CMOS VLSI Design A Circuits and Systems Perspective","year":"2015","author":"weste","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MASSP.1985.1163741"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.5120\/3084-4222"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1117\/12.932507"},{"journal-title":"VLSI Digital Signal Processing Systems Design and Implementation","year":"2007","author":"parhi","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062207"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2015.7178146"},{"key":"ref3","article-title":"A style-based generator architecture for generative adversarial networks","author":"karras","year":"2018","journal-title":"CoRR"},{"journal-title":"Intel stratix 10 variable precision dsp blocks user guide","year":"2020","key":"ref6"},{"journal-title":"Ultrascale architecture DSP slice","year":"2020","key":"ref5"},{"journal-title":"Embedded Systems Architecture Programming and Design","year":"2011","author":"kamal","key":"ref8"},{"key":"ref7","first-page":"5145","article-title":"Scalable methods for 8-bit training of neural networks","author":"banner","year":"2018","journal-title":"Advances in neural information processing systems"},{"article-title":"Cnn-based segmentation of medical imaging data","year":"2017","author":"kayalibay","key":"ref2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.ijleo.2017.11.153"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2019.00027"}],"event":{"name":"2021 10th International Conference on Modern Circuits and Systems Technologies (MOCAST)","start":{"date-parts":[[2021,7,5]]},"location":"Thessaloniki, Greece","end":{"date-parts":[[2021,7,7]]}},"container-title":["2021 10th International Conference on Modern Circuits and Systems Technologies (MOCAST)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9493265\/9493334\/09493366.pdf?arnumber=9493366","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,5]],"date-time":"2023-01-05T17:50:55Z","timestamp":1672941055000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9493366\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,7,5]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/mocast52088.2021.9493366","relation":{},"subject":[],"published":{"date-parts":[[2021,7,5]]}}}