{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T10:23:52Z","timestamp":1730283832387,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,6,28]],"date-time":"2023-06-28T00:00:00Z","timestamp":1687910400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,6,28]],"date-time":"2023-06-28T00:00:00Z","timestamp":1687910400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,6,28]]},"DOI":"10.1109\/mocast57943.2023.10176377","type":"proceedings-article","created":{"date-parts":[[2023,7,17]],"date-time":"2023-07-17T17:34:53Z","timestamp":1689615293000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["Data Preparation And Optimization For Real Time Track Reconstruction On The ATLAS HTT PRM Board"],"prefix":"10.1109","author":[{"given":"Konstantinos","family":"Axiotis","sequence":"first","affiliation":[{"name":"Université de Genève, CERN,Geneva,Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"High Bandwidth Memory (HBM2) Interface Intel® FPGA IP User Guide","year":"0","key":"ref8"},{"journal-title":"Technical Design Report for the Phase II Upgrade of the ATLAS TDAQ System","year":"2017","key":"ref7"},{"journal-title":"Intel® Quartus® Prime - FPGA Design Software","year":"0","key":"ref9"},{"journal-title":"ATLAS Phase-II Upgrade Scoping Document","year":"2015","key":"ref4"},{"key":"ref3","article-title":"The ATLAS Experiment at the CERN Large Hadron Collider","volume":"3","year":"2008","journal-title":"JINST"},{"journal-title":"Technical Design Report for the ATLAS Inner Tracker Strip Detector","year":"2017","key":"ref6"},{"journal-title":"Questa Advanced Simulator","year":"0","key":"ref11"},{"journal-title":"Technical Design Report for the ATLAS Inner Tracker Pixel Detector","year":"2017","key":"ref5"},{"journal-title":"About the SignalTap II Logic Analyzer","year":"0","key":"ref10"},{"journal-title":"AdvancedTCA Base Specification","article-title":"PICMG 3.0 Revision 2.0","year":"0","key":"ref2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.2172\/1767028"}],"event":{"name":"2023 12th International Conference on Modern Circuits and Systems Technologies (MOCAST)","start":{"date-parts":[[2023,6,28]]},"location":"Athens, Greece","end":{"date-parts":[[2023,6,30]]}},"container-title":["2023 12th International Conference on Modern Circuits and Systems Technologies (MOCAST)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10176331\/10176367\/10176377.pdf?arnumber=10176377","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,7]],"date-time":"2023-08-07T17:37:41Z","timestamp":1691429861000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10176377\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,6,28]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/mocast57943.2023.10176377","relation":{},"subject":[],"published":{"date-parts":[[2023,6,28]]}}}