{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T18:31:34Z","timestamp":1725474694212},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,5]]},"DOI":"10.1109\/mse.2015.7160016","type":"proceedings-article","created":{"date-parts":[[2015,7,16]],"date-time":"2015-07-16T22:03:05Z","timestamp":1437084185000},"page":"52-55","source":"Crossref","is-referenced-by-count":1,"title":["Digital system modeling and synthesis as an introduction to Computer Systems Engineering"],"prefix":"10.1109","author":[{"given":"Muhammad Adeel","family":"Tajammul","sequence":"first","affiliation":[]},{"given":"Siavoosh Payandeh","family":"Azad","sequence":"additional","affiliation":[]},{"given":"Peeter","family":"Ellervee","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Mentor Graphics","year":"0","key":"ref4"},{"journal-title":"IAY0340 Digital Systems Modeling and Synthesis","year":"0","key":"ref3"},{"journal-title":"VHDL","year":"0","key":"ref6"},{"journal-title":"Synopsys","year":"0","key":"ref5"},{"journal-title":"Accellera Systems Initiative SystemC Community","year":"0","key":"ref8"},{"journal-title":"1800–2012 - IEEE Standard for SystemVerilog-Unified Hardware Design Specification and Verification Language","year":"0","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MSE.2011.5937104"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MSE.2007.49"}],"event":{"name":"2015 IEEE International Conference on Microelectronics Systems Education (MSE)","start":{"date-parts":[[2015,5,20]]},"location":"Pittsburgh, PA","end":{"date-parts":[[2015,5,21]]}},"container-title":["2015 IEEE International Conference on Microelectronics Systems Education (MSE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7152705\/7159996\/07160016.pdf?arnumber=7160016","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,2,5]],"date-time":"2020-02-05T23:18:17Z","timestamp":1580944697000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7160016\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,5]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/mse.2015.7160016","relation":{},"subject":[],"published":{"date-parts":[[2015,5]]}}}