{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,18]],"date-time":"2026-06-18T16:09:18Z","timestamp":1781798958462,"version":"3.54.5"},"reference-count":32,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,5]]},"DOI":"10.1109\/mse.2017.7945071","type":"proceedings-article","created":{"date-parts":[[2017,6,12]],"date-time":"2017-06-12T16:43:45Z","timestamp":1497285825000},"page":"1-4","source":"Crossref","is-referenced-by-count":39,"title":["Design flows and collateral for the ASAP7 7nm FinFET predictive process design kit"],"prefix":"10.1109","author":[{"given":"Lawrence T.","family":"Clark","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Vinay","family":"Vashishtha","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"David M.","family":"Harris","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Samuel","family":"Dietrich","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zunyan","family":"Wang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref32","article-title":"Logic Scaling Beyond 10nm","author":"steegen","year":"2013","journal-title":"presented at IMEC Tech Forum"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2015.7223657"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838333"},{"key":"ref10","year":"0","journal-title":"7114nm FinFET Cell Libraries"},{"key":"ref11","year":"0","journal-title":"Synopsys 32\/28nm Generic Library for Teaching IC Design"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MSE.2009.5270840"},{"key":"ref13","year":"0","journal-title":"Generic Process Design Kits"},{"key":"ref14","year":"0","journal-title":"FreePDK45"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-0445-3_8"},{"key":"ref16","year":"0"},{"key":"ref17","year":"0","journal-title":"vlsiarch ecen okstate edu\/flowl"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2717764.2717783"},{"key":"ref19","year":"0","journal-title":"NanGate FreePDK15 open cell library"},{"key":"ref28","first-page":"101480p-1-8","article-title":"Systematic analysis of the timing and power impact of pure lines and cuts routing for multiple patterning","volume":"10148","author":"vashishtha","year":"0","journal-title":"Proc SPIE"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MSE.2007.44"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838334"},{"key":"ref3","article-title":"Evaluation of predictive technology models","author":"harris","year":"2017","journal-title":"IEEE Trans on Electron Device Submitted"},{"key":"ref6","year":"0","journal-title":"FreePDKI 5"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2017.8050316"},{"key":"ref5","first-page":"173","article-title":"FreePDKI 5: An open source predictive process design kit for 15nm FinFET technology","author":"bhanushali","year":"0","journal-title":"Proc Intl Symp Physical Design"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2391632"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/S3S.2014.7028218"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228414"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2014.94"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2000.852648"},{"key":"ref20","year":"2013","journal-title":"International Technology Roadmap for Semiconductors"},{"key":"ref22","year":"0"},{"key":"ref21","doi-asserted-by":"crossref","first-page":"105","DOI":"10.1016\/j.mejo.2016.04.006","article-title":"ASAP: A 7-nm finFET predictive process design kit","volume":"53","author":"clark","year":"0","journal-title":"Microelectronics Journal"},{"key":"ref24","first-page":"lr-1","article-title":"The economic impact of EUV lithography on critical process modules","volume":"9048","author":"mallik","year":"0","journal-title":"Proc SPIE"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2017.7918308"},{"key":"ref26","year":"0"},{"key":"ref25","first-page":"-1c","article-title":"DTCO at N7 and beyond: Patterning and electrical compromises and opportunities","volume":"9427","author":"ryckaert","year":"0","journal-title":"Proc SPIE"}],"event":{"name":"2017 IEEE International Conference on Microelectronic Systems Education (MSE)","location":"Lake Louise, AB, Canada","start":{"date-parts":[[2017,5,11]]},"end":{"date-parts":[[2017,5,12]]}},"container-title":["2017 IEEE International Conference on Microelectronic Systems Education (MSE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7938014\/7945063\/07945071.pdf?arnumber=7945071","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,25]],"date-time":"2019-09-25T19:31:48Z","timestamp":1569439908000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7945071\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,5]]},"references-count":32,"URL":"https:\/\/doi.org\/10.1109\/mse.2017.7945071","relation":{},"subject":[],"published":{"date-parts":[[2017,5]]}}}