{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,27]],"date-time":"2026-03-27T00:05:53Z","timestamp":1774569953775,"version":"3.50.1"},"reference-count":31,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,5]]},"DOI":"10.1109\/msst.2010.5496970","type":"proceedings-article","created":{"date-parts":[[2010,7,6]],"date-time":"2010-07-06T14:06:33Z","timestamp":1278425193000},"page":"1-12","source":"Crossref","is-referenced-by-count":44,"title":["Achieving page-mapping FTL performance at block-mapping FTL cost by hiding address translation"],"prefix":"10.1109","author":[{"given":"Yang","family":"Hu","sequence":"first","affiliation":[]},{"given":"Hong","family":"Jiang","sequence":"additional","affiliation":[]},{"given":"Dan","family":"Feng","sequence":"additional","affiliation":[]},{"given":"Lei","family":"Tian","sequence":"additional","affiliation":[]},{"given":"Shuping","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Jingning","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Wei","family":"Tong","sequence":"additional","affiliation":[]},{"given":"Yi","family":"Qin","sequence":"additional","affiliation":[]},{"given":"Liuzheng","family":"Wang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref31","article-title":"uFLIP: Understanding Flash IO Patterns","author":"bouganim","year":"2009","journal-title":"Proc of CIDR'09"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/1111609.1111610"},{"key":"ref10","article-title":"A Space-Efficient Flash Translation Layer for Compact Flash Systems","volume":"48","author":"kim","year":"2002","journal-title":"IEEE Transactions on Consumer Electronics"},{"key":"ref11","year":"0","journal-title":"UMass Trace Repository"},{"key":"ref12","year":"0","journal-title":"The Openmail Trace"},{"key":"ref13","year":"0","journal-title":"Numonyx Phase Change Memory (P8P) 128-Mbit Parallel Phase Chance Mernory"},{"key":"ref14","year":"0","journal-title":"The Basics of Phase Change Memory (PCM) Technology White Paper"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1147\/rd.524.0465"},{"key":"ref16","author":"cho","year":"2009","journal-title":"Phase Change Random Access Memory Device"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1450058.1450064"},{"key":"ref18","doi-asserted-by":"crossref","DOI":"10.1109\/L-CA.2007.17","article-title":"Chameleon: A High Performance Flash\/FRAM Hybrid Solid State Disk Architecture","volume":"7","author":"yoon","year":"2008","journal-title":"IEEE Computer Architecture Letters"},{"key":"ref19","article-title":"A Hybrid Solid-State Storage Architecture for the Performance, Energy Consumption, and Lifetime Im-provement","author":"sun","year":"2010","journal-title":"Proceedings of HPCA-10"},{"key":"ref28","article-title":"Block Management in Solid-State Devices","author":"rajimwale","year":"2009","journal-title":"Proc of USENIX'09"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1275986.1275990"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/1555349.1555371"},{"key":"ref3","article-title":"System Software for Flash Memory: A Survey","author":"chung","year":"2006","journal-title":"Proc of EUC'06"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1176887.1176911"},{"key":"ref29","article-title":"Write Endurance in Flash Drives: Measurements and Analysis","author":"boboila","year":"2010","journal-title":"Proc of FAST'10"},{"key":"ref5","article-title":"LAST: Locality-Aware Sector Translation for NAND Flash Memory-Based Storage Systems","author":"lee","year":"2008","journal-title":"Proc of SPEED'08"},{"key":"ref8","article-title":"Two Technologies Compared: NOR vs NAND","year":"2003","journal-title":"White Paper"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508271"},{"key":"ref2","article-title":"Algorithms and Data Structures for Flash Memories","volume":"37","author":"fal","year":"2005","journal-title":"ACM Computing Surveys"},{"key":"ref9","year":"0","journal-title":"K9XXG08UXA datasheet"},{"key":"ref1","year":"0","journal-title":"An Introduction to NAND Flash and How to Design It In to Your Next Product"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1363686.1364038"},{"key":"ref22","year":"0","journal-title":"Synchronous DRAM MT48LC64M4A2"},{"key":"ref21","year":"0","journal-title":"Open NAND Flash Interface SpecificaRion"},{"key":"ref24","article-title":"Design Tradeoffs for SSD Performance","author":"agrawal","year":"2008","journal-title":"Proc of USENIX'08"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1376804.1376806"},{"key":"ref26","article-title":"BPLRU: A Buffer Management Scheme for Improving Random Writes in Flash Storage","author":"kim","year":"2008","journal-title":"Proc of ‘FAST'08’"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/1542275.1542324"}],"event":{"name":"2010 IEEE 26th Symposium on Mass Storage Systems and Technologies (MSST)","location":"Incline Village, NV, USA","start":{"date-parts":[[2010,5,3]]},"end":{"date-parts":[[2010,5,7]]}},"container-title":["2010 IEEE 26th Symposium on Mass Storage Systems and Technologies (MSST)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5488875\/5496967\/05496970.pdf?arnumber=5496970","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,6,6]],"date-time":"2020-06-06T12:06:13Z","timestamp":1591445173000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5496970\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,5]]},"references-count":31,"URL":"https:\/\/doi.org\/10.1109\/msst.2010.5496970","relation":{},"subject":[],"published":{"date-parts":[[2010,5]]}}}