{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,31]],"date-time":"2025-12-31T07:16:31Z","timestamp":1767165391557,"version":"3.48.0"},"reference-count":58,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T00:00:00Z","timestamp":1761523200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T00:00:00Z","timestamp":1761523200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,10,27]]},"DOI":"10.1109\/mswim67937.2025.11308925","type":"proceedings-article","created":{"date-parts":[[2025,12,30]],"date-time":"2025-12-30T18:35:11Z","timestamp":1767119711000},"page":"350-359","source":"Crossref","is-referenced-by-count":0,"title":["CMEmu: Synthesizing a Cycle-Exact Model of Program Execution on ARM Cortex-M from In-Code Timing Measurements"],"prefix":"10.1109","author":[{"given":"Maciej","family":"Matraszek","sequence":"first","affiliation":[{"name":"University of Warsaw,Faculty of Mathematics, Informatics and Mechanics,Poland"}]},{"given":"Mateusz","family":"Banaszek","sequence":"additional","affiliation":[{"name":"University of Warsaw,Faculty of Mathematics, Informatics and Mechanics,Poland"}]},{"given":"Wojciech","family":"Ciszewski","sequence":"additional","affiliation":[{"name":"University of Warsaw,Faculty of Mathematics, Informatics and Mechanics,Poland"}]},{"given":"Artur","family":"Jamro","sequence":"additional","affiliation":[{"name":"University of Warsaw,Faculty of Mathematics, Informatics and Mechanics,Poland"}]},{"given":"Wojciech","family":"Kordalski","sequence":"additional","affiliation":[{"name":"University of Warsaw,Faculty of Mathematics, Informatics and Mechanics,Poland"}]},{"given":"Daniel","family":"Gutowski","sequence":"additional","affiliation":[{"name":"University of Warsaw,Faculty of Mathematics, Informatics and Mechanics,Poland"}]},{"given":"Micha\u0142","family":"Siwi\u0144ski","sequence":"additional","affiliation":[{"name":"University of Warsaw,Faculty of Mathematics, Informatics and Mechanics,Poland"}]},{"given":"Bart\u0142omiej","family":"Dalak","sequence":"additional","affiliation":[{"name":"University of Warsaw,Faculty of Mathematics, Informatics and Mechanics,Poland"}]},{"given":"Konrad","family":"Iwanicki","sequence":"additional","affiliation":[{"name":"University of Warsaw,Faculty of Mathematics, Informatics and Mechanics,Poland"}]}],"member":"263","reference":[{"key":"ref1","article-title":"Renode"},{"key":"ref2","article-title":"Open Virtual Platforms"},{"key":"ref3","article-title":"Simics"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"article-title":"The gem5 Simulator: Version 20.0+","year":"2020","author":"Lowe-Power","key":"ref5"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2014.6844457"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2014.6893220"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2016.7818371"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937455"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2917698"},{"article-title":"Efficient network flooding and time synchronization with Glossy","volume-title":"Proc. 10th ACMIEEE Int. Conf. Inf. Process. Sens. Netw","author":"Ferrari","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.4108\/icst.simutools2009.5637"},{"article-title":"Using Cooja for WSN Simulations: Some New Uses and Limits","volume-title":"Proc. 2016 Int. Conf. Embed. Wirel. Syst. Netw","author":"Roussel","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ARES.2016.94"},{"article-title":"Towards Practical Tools for Side Channel Aware Software Engineering: \u2019Grey Box\u2019 Modelling for Instruction Leakages","volume-title":"26th USENIX Security Symposium (USENIX Security 17)","author":"McCann","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.14722\/ndss.2021.23137"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-89641-0_5"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3124761"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3197507"},{"article-title":"Fuzzware: Using Precise MMIO Modeling for Effective Firmware Fuzzing","volume-title":"31st USENIX Security Symposium (USENIX Security 22)","author":"Scharnowski","key":"ref20"},{"article-title":"Oops..! I Glitched It Again! How to Multi-Glitch the Glitching-Protections on ARM TrustZone-M","volume-title":"32nd USENIX Security Symposium (USENIX Security 23)","author":"Sa\u00df","key":"ref21"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISSS.2000.874049"},{"key":"ref23","article-title":"Running Trusted Firmware-A on gem5 - Research Articles - Research Collaboration and Enablement - Arm Community"},{"key":"ref24","article-title":"High Performance or Cycle Accuracy?","volume-title":"ARM, Tech. Rep.","author":"Neifert","year":"2012"},{"article-title":"Demo abstract: MSPsim \u2013 an extensible simulator for MSP430-equipped sensor boards","volume-title":"5th Eur. Conf. Wirel. Sens. Netw","author":"Eriksson","key":"ref25"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/IPSN.2005.1440978"},{"author":"Keil","key":"ref27","article-title":"Arm empowers MCU software developers to capitalize on IoT potential"},{"key":"ref28","article-title":"Measuring performance of programs on the FVP - Arm Community"},{"key":"ref29","article-title":"ARM Cortex series simulator"},{"key":"ref30","article-title":"Gem5 queries - gem5-users mailing list"},{"key":"ref31","article-title":"Arm IP Explorer"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2019.00014"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2018.00013"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ReCoSoC.2012.6322869"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/2.675637"},{"key":"ref36","article-title":"ARMv7-M Architecture Reference Manual, iss. E.d"},{"key":"ref37","article-title":"AMBA 3 AHB-Lite Protocol Specification"},{"key":"ref38","article-title":"ARM Cortex-M3 Processor Technical Reference Manual, iss. 0201-01"},{"key":"ref39","article-title":"CC13x0, CC26x0 SimpleLink\u2122 Wireless MCU Technical Reference Manual"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/3479239.3485708"},{"key":"ref41","article-title":"Embench: A Modern Embedded Benchmark Suite"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/2522920.2522922"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8714912"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/3503222.3507736"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1023\/B:JETT.0000029460.80721.4d"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1007\/s10710-005-2985-x"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1145\/3576914.3587521"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-78800-3_24"},{"article-title":"TE2Rules: Extracting Rule Lists from Tree Ensembles","year":"2022","author":"Lal","key":"ref49"},{"volume-title":"ARM System-on-Chip Architecture","year":"2000","author":"Furber","key":"ref50"},{"key":"ref51","article-title":"Errata Notice for ARM Core Cortex-M3 \/ Cortex-M3 with ETM (AT420\/AT425)"},{"key":"ref52","article-title":"CoreMark Benchmark"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2016.7818335"},{"key":"ref54","article-title":"Memory Bandwidth and Machine Balance in Current High Performance Computers","author":"McCalpin","year":"1995","journal-title":"IEEE Comput. Soc. Tech. Comm. Comput. Archit. TCCA Newsl."},{"key":"ref55","article-title":"BenchCouncil IoTBench"},{"key":"ref56","article-title":"MSP430 Competitive Benchmarking","volume-title":"Tech. Rep.","author":"Goh","year":"2006"},{"author":"Felker","key":"ref57","article-title":"Libc-testsuite: Correctness and quality tests for libc implementations"},{"key":"ref58","article-title":"AVR Simulator"}],"event":{"name":"2025 International Conference on Modeling, Analysis and Simulation of Wireless and Mobile Systems (MSWiM)","start":{"date-parts":[[2025,10,27]]},"location":"Barcelona, Spain","end":{"date-parts":[[2025,10,31]]}},"container-title":["2025 International Conference on Modeling, Analysis and Simulation of Wireless and Mobile Systems (MSWiM)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11308132\/11308718\/11308925.pdf?arnumber=11308925","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,12,31]],"date-time":"2025-12-31T07:11:38Z","timestamp":1767165098000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11308925\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,10,27]]},"references-count":58,"URL":"https:\/\/doi.org\/10.1109\/mswim67937.2025.11308925","relation":{},"subject":[],"published":{"date-parts":[[2025,10,27]]}}}