{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T14:56:47Z","timestamp":1725548207182},"reference-count":0,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/mtdt.1999.782684","type":"proceedings-article","created":{"date-parts":[[2003,1,20]],"date-time":"2003-01-20T12:29:30Z","timestamp":1043065770000},"page":"54-60","source":"Crossref","is-referenced-by-count":0,"title":["Design validation of .18 \u03bcm 1 GHz cache and register arrays"],"prefix":"10.1109","author":[{"given":"D.","family":"Malone","sequence":"first","affiliation":[]}],"member":"263","event":{"name":"1999 IEEE International Workshop on Memory Technology, Design and Testing","acronym":"MTDT-99","location":"San Jose, CA, USA"},"container-title":["Records of the 1999 IEEE International Workshop on Memory Technology, Design and Testing"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6351\/16962\/00782684.pdf?arnumber=782684","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,10]],"date-time":"2017-03-10T14:15:21Z","timestamp":1489155321000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/782684\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":0,"URL":"https:\/\/doi.org\/10.1109\/mtdt.1999.782684","relation":{},"subject":[]}}