{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T12:00:46Z","timestamp":1742385646223,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/mtdt.2000.868613","type":"proceedings-article","created":{"date-parts":[[2002,11,7]],"date-time":"2002-11-07T18:06:37Z","timestamp":1036692397000},"page":"34-38","source":"Crossref","is-referenced-by-count":5,"title":["Fast voltage regulator for multilevel flash memories"],"prefix":"10.1109","author":[{"given":"O.","family":"Khouri","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Micheloni","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Gregori","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.","family":"Torelli","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/4.604079"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1976.1050739"},{"key":"ref10","first-page":"3781","article-title":"Very fast recovery word-line voltage regulator for multilevel nonvolatile memories","author":"khouri","year":"1999","journal-title":"Proc Third IMACS\/IEEE International Multiconference on Circuits Systems Communications and Computers (CSCC)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572591"},{"key":"ref5","first-page":"487","article-title":"An improved method for programming a word-erasable EEPROM","volume":"lii","author":"torelli","year":"1983","journal-title":"Alta Frequenza"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1984.1052246"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/4.654935"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/5.735448"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1983.1052012"},{"key":"ref1","article-title":"A multilevel-cell 32 Mb Flash memory","author":"bauer","year":"1995","journal-title":"1995 IEEE ISSCC Dig Tech Papers"}],"event":{"name":"Record of the 2000 IEEE International Workshop on Memory Technology, Design and Testing","acronym":"MTDT-00","location":"San Jose, CA, USA"},"container-title":["Records of the IEEE International Workshop on Memory Technology, Design and Testing"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6973\/18799\/00868613.pdf?arnumber=868613","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,10]],"date-time":"2017-03-10T19:20:37Z","timestamp":1489173637000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/868613\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/mtdt.2000.868613","relation":{},"subject":[]}}