{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T16:06:30Z","timestamp":1742400390316,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/mtdt.2002.1029759","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T18:14:31Z","timestamp":1056564871000},"page":"27-31","source":"Crossref","is-referenced-by-count":5,"title":["Fast and compact error correcting scheme for reliable multilevel flash memories"],"prefix":"10.1109","author":[{"given":"D.","family":"Rossi","sequence":"first","affiliation":[]},{"given":"C.","family":"Metra","sequence":"additional","affiliation":[]},{"given":"B.","family":"Ricco","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"132","article-title":"A Multilevel-Cell 32 Mb Flash Memory","author":"bauer","year":"0","journal-title":"1995 IEEE ISSCC Dig Tech Papers"},{"journal-title":"Flash Memories","year":"2000","author":"olivo","key":"ref11"},{"journal-title":"Fault Tolerant Computing Theory and Techniques","year":"1986","author":"pradhan","key":"ref12"},{"journal-title":"Error Control Coding for Computer Systems","year":"1989","author":"rao","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MTDT.2001.945227"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/24.273588"},{"key":"ref16","article-title":"A 126.6mm2 AND-type 512Mb Flash Memory with 1.8V Power Supply","author":"ishii","year":"2001","journal-title":"2001 IEEE ISSCC"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/4.568829"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1996.534607"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/5.735448"},{"key":"ref6","article-title":"A Built-in Hamming Code ECC Circuit for DRAM's","author":"furutani","year":"1990","journal-title":"IEEE J of Solid State Circuits"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/18.720548"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"438","DOI":"10.1049\/el:20010316","article-title":"fast, minimal decoding complexity, systematic (13, 8) single-error-correcting codes for on-chip dram applications","volume":"37","author":"kazeminejad","year":"2001","journal-title":"Electronics Letters"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/4.881212"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.799861"},{"journal-title":"International Technlogy Roadmap for Semiconductors","year":"2001","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1998.746516"}],"event":{"name":"Records of the 2002 IEEE International Workshop on Memory Technology, Design and Testing","acronym":"MTDT-02","location":"Isle of Bendor, France"},"container-title":["Proceedings of the 2002 IEEE International Workshop on Memory Technology, Design and Testing (MTDT2002)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8004\/22126\/01029759.pdf?arnumber=1029759","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T18:42:31Z","timestamp":1497552151000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1029759\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/mtdt.2002.1029759","relation":{},"subject":[]}}