{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T19:11:24Z","timestamp":1725390684790},"reference-count":7,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/mtdt.2002.1029767","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T18:14:31Z","timestamp":1056564871000},"page":"83-87","source":"Crossref","is-referenced-by-count":0,"title":["Design and test of a 9-port SRAM for a 100 Gb\/s STS-1 switch"],"prefix":"10.1109","author":[{"given":"R.","family":"Gibbins","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.D.","family":"Adams","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.","family":"Eckenrode","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Ouellette","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Yuejian Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/54.53045"},{"key":"ref3","first-page":"985","article-title":"Shadow write and read for at-speed BIST of TDM SRAMs","author":"wu","year":"2001","journal-title":"Int Test Conf"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/4.126556"},{"journal-title":"Multi-port random access memory","year":"1998","author":"gibbins","key":"ref5"},{"key":"ref7","article-title":"Embedded memory arrays BIST in LSSD design","author":"al-assadi","year":"2000","journal-title":"Proc 9th NASA Symp VLSI Design"},{"journal-title":"Multi-port SRAM core array","year":"1996","author":"gibson","key":"ref2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MTDT.1995.518084"}],"event":{"name":"Records of the 2002 IEEE International Workshop on Memory Technology, Design and Testing","acronym":"MTDT-02","location":"Isle of Bendor, France"},"container-title":["Proceedings of the 2002 IEEE International Workshop on Memory Technology, Design and Testing (MTDT2002)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8004\/22126\/01029767.pdf?arnumber=1029767","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,10]],"date-time":"2017-03-10T16:18:41Z","timestamp":1489162721000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1029767\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/mtdt.2002.1029767","relation":{},"subject":[]}}