{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T10:27:33Z","timestamp":1730284053008,"version":"3.28.0"},"reference-count":8,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/mtdt.2002.1029772","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T18:14:31Z","timestamp":1056564871000},"page":"117-122","source":"Crossref","is-referenced-by-count":1,"title":["Fault modeling and pattern-sensitivity testing for a multilevel DRAM"],"prefix":"10.1109","author":[{"given":"M.","family":"Redeker","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"B.F.","family":"Cockburn","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.G.","family":"Elliott","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Yunan Xiang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.A.","family":"Ung","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"102","article-title":"A Comparative Study of Four Multilevel DRAMs","author":"birk","year":"0","journal-title":"IEEE International Workshop on Memory Technology Design and Testing"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.641695"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/54.748802"},{"journal-title":"Evaluation design and implementation of multilevel DRAM","year":"1999","author":"birk","key":"ref5"},{"journal-title":"Design Implementation and Testing of a Multilevel DRAM with Adjustable Cell Capacity","year":"2002","author":"xiang","key":"ref8"},{"key":"ref7","first-page":"55","article-title":"Design of a Multilevel DRAM With Adjustable Cell Capacity","volume":"26","author":"xiang","year":"2001","journal-title":"Canadian J Electr Comp Eng"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/82.508424"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.18599"}],"event":{"name":"Records of the 2002 IEEE International Workshop on Memory Technology, Design and Testing","acronym":"MTDT-02","location":"Isle of Bendor, France"},"container-title":["Proceedings of the 2002 IEEE International Workshop on Memory Technology, Design and Testing (MTDT2002)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8004\/22126\/01029772.pdf?arnumber=1029772","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,10]],"date-time":"2017-03-10T16:06:55Z","timestamp":1489162015000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1029772\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/mtdt.2002.1029772","relation":{},"subject":[]}}