{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,2]],"date-time":"2026-07-02T23:44:52Z","timestamp":1783035892146,"version":"3.54.6"},"reference-count":15,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/mtdt.2002.1029773","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T18:14:31Z","timestamp":1056564871000},"page":"123-129","source":"Crossref","is-referenced-by-count":34,"title":["An investigation into crosstalk noise in DRAM structures"],"prefix":"10.1109","author":[{"given":"M.","family":"Redeker","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"B.F.","family":"Cockburn","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"D.G.","family":"Elliott","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1998.670845"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/0167-9260(89)90058-8"},{"key":"ref12","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-662-04478-0","author":"itoh","year":"2001","journal-title":"VLSI Memory Chip Design"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/5.371968"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2001.915045"},{"key":"ref15","author":"keeth","year":"2001","journal-title":"DRAM Circuit Design"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"196","DOI":"10.1109\/EDL.1981.25399","article-title":"coupling capacitances for two-dimensional wires","volume":"2","author":"dang","year":"1981","journal-title":"IEEE Electron Device Letters"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/5.920582"},{"key":"ref6","first-page":"125","article-title":"Crosstalk in Deep Submicron DRAMs","author":"yang","year":"2000","journal-title":"Rec IEEE Int Workshop Memory Technol Design Testing"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/4.5933"},{"key":"ref8","first-page":"66","article-title":"Scaled Bit Line Capacitance Analysis Using a Three-Dimensional Simulator","author":"yoshida","year":"0","journal-title":"Symp VLSI Technology Dig Tech Papers"},{"key":"ref7","first-page":"22","article-title":"Semiconductor Memories for IT Era","author":"hwang","year":"0","journal-title":"Dig of Tech Papers ISSCC Plenary session 1 2"},{"key":"ref2","author":"bakoglu","year":"1990","journal-title":"Circuits Interconnects and Packaging for VLSI"},{"key":"ref1","year":"2002","journal-title":"The International Technology Roadmap for Semiconductors 2001 (2001 ITRS Roadmap)"},{"key":"ref9","first-page":"37","article-title":"LOSSYWIRE - A Model Implementation for Transient and AC Analysis of Lossy Coupled Transmission Lines in the Circuit Simulator ELDO","volume":"49","author":"grotel\u00fcschen","year":"1995","journal-title":"Intl Journal of Electronics and Communications"}],"event":{"name":"Records of the 2002 IEEE International Workshop on Memory Technology, Design and Testing","location":"Isle of Bendor, France","acronym":"MTDT-02"},"container-title":["Proceedings of the 2002 IEEE International Workshop on Memory Technology, Design and Testing (MTDT2002)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8004\/22126\/01029773.pdf?arnumber=1029773","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T18:42:31Z","timestamp":1497552151000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1029773\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/mtdt.2002.1029773","relation":{},"subject":[]}}