{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T07:45:16Z","timestamp":1729669516865,"version":"3.28.0"},"reference-count":9,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/mtdt.2002.1029775","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T18:14:31Z","timestamp":1056564871000},"page":"143-148","source":"Crossref","is-referenced-by-count":1,"title":["A novel memory array based on an annular single-poly EPROM cell for use in standard CMOS technology"],"prefix":"10.1109","author":[{"given":"C.","family":"Dray","sequence":"first","affiliation":[]},{"given":"P.","family":"Gendrier","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/4.278354"},{"key":"ref3","doi-asserted-by":"crossref","DOI":"10.1109\/16.918257","article-title":"The non-volatile cell hidden in standard CMOS logic technologies","volume":"48","author":"lovett","year":"2001","journal-title":"IEEE Trans on Electron Devices"},{"key":"ref6","first-page":"48","article-title":"The effects of STI process parameters on the integrity of dual gate oxides","author":"lim","year":"0","journal-title":"IEEE International Reliability Physics Symposium"},{"key":"ref5","first-page":"317","article-title":"EXTIGATE: the ultimate process architecture for sub-0.25 µm CMOS technologies","author":"schwalke","year":"0","journal-title":"IEDM"},{"key":"ref8","article-title":"Total dose and single effects (SSE) in a 0.25µm CMOS technology","author":"faccio","year":"1998","journal-title":"Proceedings IV LEB Workshop"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1996.554109"},{"key":"ref2","article-title":"IC identification circuit using device mismatching","author":"lofstrom","year":"0","journal-title":"IEEE International Solid-State Circuits Conference"},{"journal-title":"CERN","article-title":"Design and characterization of radiation tolerant integrated circuits in deep submicron CMOS technologies for the LHC experiments","year":"0","key":"ref9"},{"journal-title":"A low voltage low power P-channel EEPROM cell for embedded and system-on-a-chip applications","year":"0","author":"chang","key":"ref1"}],"event":{"name":"Records of the 2002 IEEE International Workshop on Memory Technology, Design and Testing","acronym":"MTDT-02","location":"Isle of Bendor, France"},"container-title":["Proceedings of the 2002 IEEE International Workshop on Memory Technology, Design and Testing (MTDT2002)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8004\/22126\/01029775.pdf?arnumber=1029775","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T18:42:31Z","timestamp":1497552151000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1029775\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/mtdt.2002.1029775","relation":{},"subject":[]}}