{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T10:27:37Z","timestamp":1730284057508,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/mtdt.2003.1222360","type":"proceedings-article","created":{"date-parts":[[2004,3,1]],"date-time":"2004-03-01T21:26:50Z","timestamp":1078176410000},"page":"47-52","source":"Crossref","is-referenced-by-count":5,"title":["Reducing test time of embedded SRAMs"],"prefix":"10.1109","author":[{"family":"Baosheng Wang","sequence":"first","affiliation":[]},{"family":"Josh Yang","sequence":"additional","affiliation":[]},{"given":"A.","family":"Ivanov","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2000.893615"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1985.294793"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1996.556976"},{"key":"ref6","first-page":"251","article-title":"A silicon-based yield gain evaluation methodology for embedded-SRAMs with different redundancy scenarios","author":"rondey","year":"2002","journal-title":"Proceedings of the Eighth IEEE International On-Line Testing Workshop"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/43.55188"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743275"},{"key":"ref12","article-title":"SRAM Design and Optimization","volume":"3","author":"wang","year":"2002","journal-title":"University of British Columbia EECE579 Homework"},{"key":"ref8","first-page":"433","article-title":"A forced-voltage technique to test data retention faults in CMOS SRAM by IDDQ testing","volume":"1","author":"castillejos","year":"1997","journal-title":"Proceedings of the 40th Midwest Symposium on Circuits and Systems"},{"key":"ref7","first-page":"218","article-title":"An efficient built-in self-test algorithm for neighborhood pattern sensitive faults in high-density memories","volume":"2","author":"kang","year":"2000","journal-title":"Proceedings of the 4th Korea-Russia Int'l Symp on Science and Tech"},{"key":"ref2","article-title":"Testing Semiconductor Memories, Theory and Practice","author":"van de goor","year":"1998","journal-title":"ComTex Publishing Gouda The Netherlands"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1049\/el:20000855"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/2.976918"}],"event":{"name":"Records of the 2003 IEEE International Workshop on Memory Technology, Design and Testing","acronym":"MTDT-03","location":"San Jose, CA, USA"},"container-title":["Proceedings the Third IEEE Workshop on Internet Applications. WIAPP 2003"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8664\/27457\/01222360.pdf?arnumber=1222360","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T14:08:30Z","timestamp":1489414110000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1222360\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/mtdt.2003.1222360","relation":{},"subject":[]}}