{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,23]],"date-time":"2025-09-23T12:50:19Z","timestamp":1758631819730},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1109\/mtdt.2005.4655409","type":"proceedings-article","created":{"date-parts":[[2008,10,22]],"date-time":"2008-10-22T15:26:21Z","timestamp":1224689181000},"page":"xxi-xxv","source":"Crossref","is-referenced-by-count":11,"title":["Zero capacitor embedded memory technology for system on chip"],"prefix":"10.1109","author":[{"given":"S.","family":"Okhonin","sequence":"first","affiliation":[]},{"given":"P.","family":"Fazan","sequence":"additional","affiliation":[]},{"given":"M.-E.","family":"Jones","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","first-page":"153","author":"okhonin","year":"2001","journal-title":"Proc Int SOI Conf"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/16.108200"},{"key":"10","first-page":"919","author":"tanaka","year":"2004","journal-title":"IEEE IEDM"},{"key":"1","first-page":"635","author":"wann","year":"1993","journal-title":"IEDM Tech Digest"},{"journal-title":"Proc Symp VLSI Tech","year":"2003","author":"inoh","key":"7"},{"key":"6","first-page":"152","author":"ohsawa","year":"2002","journal-title":"ISSCC Tech Digest"},{"key":"5","first-page":"10","author":"fazan","year":"2002","journal-title":"Proc Int SOI Conf"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/55.981314"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/55.981314"},{"journal-title":"Proc Symp VLSI Circuits","year":"2003","author":"ohsawa","key":"8"},{"journal-title":"IEEE SOI Conf","year":"2005","author":"nagoga","key":"11"}],"event":{"name":"2005 IEEE International Workshop on Memory Technology, Design and Testing","start":{"date-parts":[[2005,8,5]]},"location":"Taipei","end":{"date-parts":[[2005,8,5]]}},"container-title":["2005 IEEE International Workshop on Memory Technology, Design, and Testing (MTDT'05)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10032\/32177\/04655409.pdf?arnumber=4655409","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T15:56:49Z","timestamp":1489679809000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4655409\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/mtdt.2005.4655409","relation":{},"subject":[],"published":{"date-parts":[[2005]]}}}