{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T03:25:41Z","timestamp":1729653941091,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,8]]},"DOI":"10.1109\/mwscas.2012.6291956","type":"proceedings-article","created":{"date-parts":[[2012,9,10]],"date-time":"2012-09-10T15:47:44Z","timestamp":1347292064000},"page":"57-60","source":"Crossref","is-referenced-by-count":2,"title":["A 30–40 GHz fractional-N frequency synthesizer development using a Verilog-A high-level design methodology"],"prefix":"10.1109","author":[{"given":"George","family":"Gal","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Omar Abdel","family":"Fattah","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gordon W.","family":"Roberts","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"crossref","first-page":"638","DOI":"10.1109\/TCSII.2002.805627","article-title":"A cmos high-speed wide-range programmable counter","volume":"49","author":"lee","year":"2002","journal-title":"Circuits and Systems II Analog and Digital Signal Processing IEEE Transactions on"},{"journal-title":"Integrated Circuit Design for High-Speed Frequency Synthesis","year":"2006","author":"rogers","key":"2"},{"key":"10","doi-asserted-by":"crossref","first-page":"343","DOI":"10.1109\/TCAD.2011.2170988","article-title":"Analytical optimization of bitwidths in fixed-point lti systems","volume":"31","author":"sarbishei","year":"2012","journal-title":"Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.800925"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1049\/el:20092727"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2010.5548572"},{"journal-title":"Modeling jitter in PLL-based frequency synthesizers","year":"2006","author":"kundert","key":"5"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/4.924852"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2161411"},{"key":"8","doi-asserted-by":"crossref","first-page":"526","DOI":"10.1109\/DAC.2003.1219063","article-title":"Fractional-n frequency synthesizer design at the transfer function level using a direct closed loop realization algorithm","author":"lau","year":"2003","journal-title":"Design Automation Conference 2003 Proceedings"},{"key":"11","first-page":"25","article-title":"Behavioral modeling and simulation of jitter and phase noise in fractional-n pll frequency synthesizer","author":"mao","year":"2004","journal-title":"Behavioral Modeling and Simulation Conference 2004 BMAS 2004 Proceedings of the 2004 IEEE International"}],"event":{"name":"2012 IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS)","start":{"date-parts":[[2012,8,5]]},"location":"Boise, ID, USA","end":{"date-parts":[[2012,8,8]]}},"container-title":["2012 IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6276898\/6291930\/06291956.pdf?arnumber=6291956","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,7,3]],"date-time":"2019-07-03T13:59:11Z","timestamp":1562162351000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6291956\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,8]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/mwscas.2012.6291956","relation":{},"subject":[],"published":{"date-parts":[[2012,8]]}}}