{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T22:06:37Z","timestamp":1725401197786},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,8]]},"DOI":"10.1109\/mwscas.2012.6292002","type":"proceedings-article","created":{"date-parts":[[2012,9,10]],"date-time":"2012-09-10T15:47:44Z","timestamp":1347292064000},"page":"242-245","source":"Crossref","is-referenced-by-count":2,"title":["Low voltage CMOS timing generator using array of digital delay lock loops"],"prefix":"10.1109","author":[{"given":"S.","family":"Balaji","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.S","family":"Srinivasan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/4.508208"},{"key":"2","first-page":"625","article-title":"An integrated 16-channel CMOS time to digital convertern","author":"christiansen","year":"0","journal-title":"Nuclear Science Symp 1993"},{"journal-title":"Design of Analog CMOS Integrated Circuits","year":"2001","author":"razavi","key":"10"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1996.542317"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/23.507177"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.800922"},{"key":"5","article-title":"A High-Resolution Time Interpolator Based on a Delay Locked Loop and an RC Delay Line","author":"christiansen","year":"1999","journal-title":"IEEE Journal"},{"key":"4","article-title":"0.35?, 1 GHz, CMOS Timing Generator Using Array of Digital Delay Lock Loops","author":"balaji","year":"0","journal-title":"Intl Conf on VLSI Design Jan 2008"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/APASIC.2004.1349408"},{"key":"8","article-title":"A Novel Start-Controlled phase \/ Frequency Detector for Multiphase-Output Delay-Locked Loops","author":"huang","year":"0","journal-title":"IEEE Asia-Pacific Conference on ASIC 2004"},{"journal-title":"The VLSI Handbook","year":"2000","author":"chen","key":"11"},{"journal-title":"CMOS Circuit Design Layout and Simulation","year":"1998","author":"baker","key":"12"}],"event":{"name":"2012 IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS)","start":{"date-parts":[[2012,8,5]]},"location":"Boise, ID, USA","end":{"date-parts":[[2012,8,8]]}},"container-title":["2012 IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6276898\/6291930\/06292002.pdf?arnumber=6292002","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T21:19:56Z","timestamp":1490131196000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6292002\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,8]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/mwscas.2012.6292002","relation":{},"subject":[],"published":{"date-parts":[[2012,8]]}}}