{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,28]],"date-time":"2025-06-28T07:22:53Z","timestamp":1751095373215},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,8]]},"DOI":"10.1109\/mwscas.2012.6292042","type":"proceedings-article","created":{"date-parts":[[2012,9,10]],"date-time":"2012-09-10T15:47:44Z","timestamp":1347292064000},"page":"402-405","source":"Crossref","is-referenced-by-count":16,"title":["Modified null convention logic pipeline to detect soft errors in both null and data phases"],"prefix":"10.1109","author":[{"given":"F. K.","family":"Lodhi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"O.","family":"Hasan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S. R.","family":"Hasan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"F.","family":"Awwad","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","first-page":"117","article-title":"An ultra-low power asynchronous quasi-delay-insensitive (QDI) sub-threshold memory with bit-interleaving and completion detection","author":"junchao","year":"0","journal-title":"International NEWCAS Confrence 2010"},{"key":"2","first-page":"121","article-title":"Asynchronous circuits sensitivity to fault injection","author":"monnet","year":"0","journal-title":"Proc 10th IEEE International On-Line Testing Symposium 2004"},{"journal-title":"Designing Asynchronous Circuits Using the NULL Convention Logic (NCL)","year":"2009","author":"smith","key":"10"},{"key":"1","first-page":"1","article-title":"Concurrent Fault Detection for Secure QDI Asynchronous Circuits","author":"kulikowski","year":"0","journal-title":"2nd Workshop on Dependable and Secure Nanocomputing 2008"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2007.5"},{"key":"6","first-page":"156","article-title":"SEU-Tolerant QDI circuits","author":"jang","year":"0","journal-title":"Proc IEEE Int Symp Asynchronous Circuits Syst 2005"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065805"},{"key":"4","first-page":"1","article-title":"Quasi-delay-insensitive compiler: Automatic synthesis of asynchronous circuits from verilog specifications","author":"rong","year":"0","journal-title":"Int Midwest Symp on Circuit and Syst 2011"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2011554"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/23.903813"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2009.5118309"}],"event":{"name":"2012 IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS)","start":{"date-parts":[[2012,8,5]]},"location":"Boise, ID, USA","end":{"date-parts":[[2012,8,8]]}},"container-title":["2012 IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6276898\/6291930\/06292042.pdf?arnumber=6292042","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T19:16:47Z","timestamp":1490123807000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6292042\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,8]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/mwscas.2012.6292042","relation":{},"subject":[],"published":{"date-parts":[[2012,8]]}}}