{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T18:43:28Z","timestamp":1729622608351,"version":"3.28.0"},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,8]]},"DOI":"10.1109\/mwscas.2012.6292074","type":"proceedings-article","created":{"date-parts":[[2012,9,10]],"date-time":"2012-09-10T15:47:44Z","timestamp":1347292064000},"page":"530-533","source":"Crossref","is-referenced-by-count":3,"title":["An effective solution to thermal-aware test scheduling on network-on-chip using multiple clock rates"],"prefix":"10.1109","author":[{"given":"Hassan","family":"Salamy","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Haidar","family":"Harmanani","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.876103"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2005.40"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.244013"},{"key":"15","first-page":"552","article-title":"Thermal-Aware Test Scheduling and Hot Spot Temperature Minimization for Core-Based Systems","author":"liu","year":"0","journal-title":"Proc ISDFT in VLSI 2005"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.252"},{"key":"13","first-page":"376","article-title":"TThermal-Aware Test Scheduling Using on-Chip Temperature Sensors","author":"yao","year":"0","journal-title":"Proc of VLSI Design'11 2011"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2010.74"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/1027084.1027088"},{"key":"12","first-page":"208","article-title":"Multi-Temperature Testing for Core-Based System-on-Chip","author":"he","year":"0","journal-title":"Proc DATE 2010"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.2003.1232240"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/43.875306"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269002"},{"key":"10","doi-asserted-by":"crossref","first-page":"475","DOI":"10.4218\/etrij.06.0105.0254","article-title":"Test Scheduling of NoC-Based SoCs Using Multiple Test Clocks","volume":"28","author":"ahn","year":"2006","journal-title":"ETRI Journal"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/54.980050"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ETW.2001.946668"},{"key":"5","first-page":"349","article-title":"Power-Aware Test Scheduling in Network-on-Chip Using Variable-Rate On-Chip Clocking","author":"liu","year":"0","journal-title":"Proc VTS 2005"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.829796"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/1016568.1016602"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1270888"}],"event":{"name":"2012 IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS)","start":{"date-parts":[[2012,8,5]]},"location":"Boise, ID, USA","end":{"date-parts":[[2012,8,8]]}},"container-title":["2012 IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6276898\/6291930\/06292074.pdf?arnumber=6292074","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T19:59:11Z","timestamp":1497988751000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6292074\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,8]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/mwscas.2012.6292074","relation":{},"subject":[],"published":{"date-parts":[[2012,8]]}}}