{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,9]],"date-time":"2026-09-09T11:23:43Z","timestamp":1788953023438,"version":"build-2803163510"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,8]]},"DOI":"10.1109\/mwscas.2012.6292120","type":"proceedings-article","created":{"date-parts":[[2012,9,10]],"date-time":"2012-09-10T19:47:44Z","timestamp":1347306464000},"page":"714-717","source":"Crossref","is-referenced-by-count":71,"title":["A novel sort error hardened 10T SRAM cells for low voltage operation"],"prefix":"10.1109","author":[{"given":"In-Seok","family":"Jung","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yong-Bin","family":"Kim","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Fabrizio","family":"Lombardi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2002.1175847"},{"key":"2","first-page":"1","article-title":"Review of dvs techniques to reduce power consumption of digital circuits","author":"huerta","year":"2006","journal-title":"Integrated Power Systems (CIPS) 2006 4th International Conference on"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2008.2000892"},{"key":"1","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4020-8363-1","author":"pavlov","year":"2008","journal-title":"CMOS SRAM Circuit Design and Parametric Test in Nano-Scaled Technologies Process-Aware SRAM Design and Test"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523073"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2003.813129"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2002.1175845"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.876104"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2009.2032090"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2010.83"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/23.556880"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378282"}],"event":{"name":"2012 IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS)","location":"Boise, ID, USA","start":{"date-parts":[[2012,8,5]]},"end":{"date-parts":[[2012,8,8]]}},"container-title":["2012 IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6276898\/6291930\/06292120.pdf?arnumber=6292120","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T23:59:07Z","timestamp":1498003147000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6292120\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,8]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/mwscas.2012.6292120","relation":{},"subject":[],"published":{"date-parts":[[2012,8]]}}}