{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T10:26:53Z","timestamp":1730284013564,"version":"3.28.0"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,8]]},"DOI":"10.1109\/mwscas.2013.6674598","type":"proceedings-article","created":{"date-parts":[[2013,12,4]],"date-time":"2013-12-04T21:14:10Z","timestamp":1386191650000},"page":"113-116","source":"Crossref","is-referenced-by-count":3,"title":["Reliability assessment of combinational logic using first-order-only fanout reconvergence analysis"],"prefix":"10.1109","author":[{"given":"Samuel N.","family":"Pagliarini","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tian","family":"Ban","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lirida A.","family":"de B. Naviner","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jean-Francois","family":"Naviner","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.47"},{"key":"2","first-page":"583","article-title":"Basic mechanisms and modeling of singleevent upset in digital microelectronics,\" Nuclear Science","volume":"50","author":"dodd","year":"2003","journal-title":"IEEE Transactions on"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2005.853449"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/12.30854"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1975.224279"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2008.07.002"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2008.4616787"},{"key":"9","first-page":"663","article-title":"A neutral netlist of 10 combinational benchmark circuits and a target translator in fortran","author":"brglez","year":"1985","journal-title":"Proc Int Symp Circuits and Systems"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ETC.1989.36234"}],"event":{"name":"2013 IEEE 56th International Midwest Symposium on Circuits and Systems (MWSCAS)","start":{"date-parts":[[2013,8,4]]},"location":"Columbus, OH, USA","end":{"date-parts":[[2013,8,7]]}},"container-title":["2013 IEEE 56th International Midwest Symposium on Circuits and Systems (MWSCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6653322\/6674559\/06674598.pdf?arnumber=6674598","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T23:10:50Z","timestamp":1490224250000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6674598\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,8]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/mwscas.2013.6674598","relation":{},"subject":[],"published":{"date-parts":[[2013,8]]}}}