{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,3]],"date-time":"2025-05-03T17:08:17Z","timestamp":1746292097195,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,8]]},"DOI":"10.1109\/mwscas.2013.6674614","type":"proceedings-article","created":{"date-parts":[[2013,12,4]],"date-time":"2013-12-04T16:14:10Z","timestamp":1386173650000},"page":"177-180","source":"Crossref","is-referenced-by-count":8,"title":["Double gate FinFET based mixed-signal design: A VCO case study"],"prefix":"10.1109","author":[{"given":"Dhruva","family":"Ghai","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Saraju P.","family":"Mohanty","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Garima","family":"Thakral","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2006.229286"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2010.2076374"},{"year":"0","key":"10"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.2011.6056626"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2008.4479745"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.Design.2010.88"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6176876"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2012.77"},{"key":"9","first-page":"399","article-title":"Dependability analysis of nano-scale finfet circuits","author":"wang","year":"2006","journal-title":"Proceedings of the IEEE-CS Symposium on VLSI"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2006.889239"},{"key":"11","first-page":"176","article-title":"P3 (power-performance-process) optimization of nano-cmos sram using statistical doe-ILP","author":"thakral","year":"2010","journal-title":"Proc Int Symposium on Quality Electron Design"},{"key":"12","doi-asserted-by":"crossref","first-page":"1804","DOI":"10.1109\/JSSC.2005.852159","article-title":"Process variation in embedded memories: Failure analysis and variation aware architecture","volume":"40","author":"agarwal","year":"2005","journal-title":"IEEE Journal of Solid-State Circuits"}],"event":{"name":"2013 IEEE 56th International Midwest Symposium on Circuits and Systems (MWSCAS)","start":{"date-parts":[[2013,8,4]]},"location":"Columbus, OH, USA","end":{"date-parts":[[2013,8,7]]}},"container-title":["2013 IEEE 56th International Midwest Symposium on Circuits and Systems (MWSCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6653322\/6674559\/06674614.pdf?arnumber=6674614","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T23:39:42Z","timestamp":1498088382000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6674614\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,8]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/mwscas.2013.6674614","relation":{},"subject":[],"published":{"date-parts":[[2013,8]]}}}