{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T21:51:34Z","timestamp":1729633894019,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,8]]},"DOI":"10.1109\/mwscas.2013.6674679","type":"proceedings-article","created":{"date-parts":[[2013,12,4]],"date-time":"2013-12-04T21:14:10Z","timestamp":1386191650000},"page":"437-440","source":"Crossref","is-referenced-by-count":1,"title":["Energy analysis and NoC design for heterogeneous MPSoC platform for a video application"],"prefix":"10.1109","author":[{"given":"Amin","family":"Jarrah","sequence":"first","affiliation":[]},{"given":"Mohsin M.","family":"Jamali","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003572"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.821550"},{"key":"13","article-title":"A case study on power dissipation in the memory hierarchy of embedded systems","author":"ayala","year":"2003","journal-title":"Design of Circuits and Integrated Systems Conference"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/SIPS.1997.626277"},{"key":"11","article-title":"Energy and performance aware mapping for regular noc architecture","author":"hu","year":"2005","journal-title":"IEEE Tran on CAD"},{"year":"0","key":"12"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/1023833.1023849"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012681"},{"key":"1","article-title":"Route packets, not wires: Interconnect, woes through communication-based design","author":"dally","year":"2001","journal-title":"Proc of the 38th Design Automation Conference"},{"key":"10","first-page":"155","volume":"86","author":"kim","year":"2010","journal-title":"Web-based Distributed Network Analyzer Using A System Entity Structure over A Service-oriented Architecture"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1177\/0037549703040232"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/32.4640"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/MASCOT.2003.1240652"},{"key":"4","doi-asserted-by":"crossref","first-page":"81","DOI":"10.1016\/j.sysarc.2003.07.005","article-title":"Packetization and routing analysis of on-chip multiprocessor networks","author":"ye","year":"2004","journal-title":"Jounal of Systems Architecture"},{"key":"9","article-title":"Towards a formal standard for interoperability in M&S\/system of systems integration","author":"zeigler","year":"2008","journal-title":"GMUAFCEA Symposium on Critical Issues in C4I"},{"key":"8","first-page":"61","volume":"80","author":"lee","year":"2004","journal-title":"Hierarchical Modeling and Simulation Environment for Intelligent Transportation Systems"}],"event":{"name":"2013 IEEE 56th International Midwest Symposium on Circuits and Systems (MWSCAS)","start":{"date-parts":[[2013,8,4]]},"location":"Columbus, OH, USA","end":{"date-parts":[[2013,8,7]]}},"container-title":["2013 IEEE 56th International Midwest Symposium on Circuits and Systems (MWSCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6653322\/6674559\/06674679.pdf?arnumber=6674679","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T03:39:36Z","timestamp":1498102776000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6674679\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,8]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/mwscas.2013.6674679","relation":{},"subject":[],"published":{"date-parts":[[2013,8]]}}}