{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T04:58:00Z","timestamp":1725512280481},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,8]]},"DOI":"10.1109\/mwscas.2013.6674707","type":"proceedings-article","created":{"date-parts":[[2013,12,4]],"date-time":"2013-12-04T21:14:10Z","timestamp":1386191650000},"page":"549-552","source":"Crossref","is-referenced-by-count":1,"title":["Soft error aware pipelined architecture: Leveraging automatic repeat request protocol"],"prefix":"10.1109","author":[{"given":"Phani Balaji Swamy","family":"Tangellapalli","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Syed Rafay","family":"Hasan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Triple Module Redundancy Design Techniques for Virtex FPGAs","year":"2001","author":"carmichael","key":"3"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2007.910125"},{"year":"0","key":"1"},{"key":"7","first-page":"692","article-title":"A pipeline architecture incorporating a low-cost error detection nad correction mechanisms","author":"floros","year":"2006","journal-title":"ICECS 13th IEEE International Conference"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2010.87"},{"key":"5","first-page":"1","article-title":"Combinational logic soft error correction","author":"mitra","year":"2006","journal-title":"Proc of International Test Conference"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.2008.28"},{"key":"9","first-page":"422","article-title":"Towards low area overhead ARQ based soft errortolerant datapaths for SRAM based FPGAs","author":"tangellapalli","year":"2012","journal-title":"55th International Midwest Symposium"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/EWDTS.2010.5742103"}],"event":{"name":"2013 IEEE 56th International Midwest Symposium on Circuits and Systems (MWSCAS)","start":{"date-parts":[[2013,8,4]]},"location":"Columbus, OH, USA","end":{"date-parts":[[2013,8,7]]}},"container-title":["2013 IEEE 56th International Midwest Symposium on Circuits and Systems (MWSCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6653322\/6674559\/06674707.pdf?arnumber=6674707","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T23:58:35Z","timestamp":1490227115000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6674707\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,8]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/mwscas.2013.6674707","relation":{},"subject":[],"published":{"date-parts":[[2013,8]]}}}