{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T18:04:31Z","timestamp":1725473071226},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,8]]},"DOI":"10.1109\/mwscas.2013.6674708","type":"proceedings-article","created":{"date-parts":[[2013,12,4]],"date-time":"2013-12-04T21:14:10Z","timestamp":1386191650000},"page":"553-557","source":"Crossref","is-referenced-by-count":0,"title":["Secure controllers: Requirements of S*FSM"],"prefix":"10.1109","author":[{"given":"Mike","family":"Borowczak","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ranga","family":"Vemuri","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"3","DOI":"10.1109\/VLSISOC.2007.4402463"},{"doi-asserted-by":"publisher","key":"2","DOI":"10.1109\/DATE.2004.1268856"},{"doi-asserted-by":"publisher","key":"10","DOI":"10.1109\/DSD.2004.1333272"},{"key":"1","first-page":"403","article-title":"A dynamic and differential CMOS logic with signal independent power consumption to withstand differential power analysis on smart cards","author":"tiri","year":"2002","journal-title":"Proceedings of the 28th European Solid-State Circuits Conference ESSCIRC"},{"key":"7","doi-asserted-by":"crossref","DOI":"10.1007\/978-0-387-71829-3","author":"verbauwhede","year":"2010","journal-title":"Secure Integrated Circuits and Systems Ser Integrated Circuits and Systems"},{"doi-asserted-by":"publisher","key":"6","DOI":"10.1007\/3-540-48405-1_25"},{"key":"5","first-page":"651","article-title":"Sfsm: An paradigm shift for attack resistant fsm designs and encodings","author":"borowczak","year":"2012","journal-title":"Redefining and Integrating Security Engineering 2012 RISE 2012 ASE International Conference on Cyber Security"},{"key":"4","doi-asserted-by":"crossref","DOI":"10.1109\/HST.2012.6224315","article-title":"SDMLp: On the use of complementary Pass transistor Logic for design of DPA resistant circuits 2012","author":"ramakrishnan","year":"2012","journal-title":"IEEE International Symposium on Hardware-Oriented Security and Trust (HOST)"},{"key":"9","doi-asserted-by":"crossref","first-page":"354","DOI":"10.1007\/11545262_26","article-title":"Prototype IC with WDDL and differential routing-DPA resistance assessment","author":"tiri","year":"2005","journal-title":"Cryptographic Hardware and Embedded Systems-CHES"},{"year":"2007","author":"mangard","journal-title":"Power Analysis Attacks Revealing the Secrets of Smart Cards (Advances in Information Security)","key":"8"}],"event":{"name":"2013 IEEE 56th International Midwest Symposium on Circuits and Systems (MWSCAS)","start":{"date-parts":[[2013,8,4]]},"location":"Columbus, OH, USA","end":{"date-parts":[[2013,8,7]]}},"container-title":["2013 IEEE 56th International Midwest Symposium on Circuits and Systems (MWSCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6653322\/6674559\/06674708.pdf?arnumber=6674708","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T03:39:43Z","timestamp":1498102783000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6674708\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,8]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/mwscas.2013.6674708","relation":{},"subject":[],"published":{"date-parts":[[2013,8]]}}}