{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,25]],"date-time":"2026-10-25T07:38:15Z","timestamp":1792913895368,"version":"4.5.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,8]]},"DOI":"10.1109\/mwscas.2013.6674729","type":"proceedings-article","created":{"date-parts":[[2013,12,4]],"date-time":"2013-12-04T16:14:10Z","timestamp":1386173650000},"page":"637-640","source":"Crossref","is-referenced-by-count":4,"title":["Comparison of hardware based and software based stress testing of memory IO interface"],"prefix":"10.1109","author":[{"given":"Bruce","family":"Querbach","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sudeep","family":"Puligundla","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Daniel","family":"Becerra","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zale T","family":"Schoenborn","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Patrick","family":"Chiang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.28"},{"key":"ref2","article-title":"An Improved Genetic Algorithm and Its Blending Application with Neural Network","volume-title":"Tai-shan Yan, Intelligent Systems and Applications (ISA), 2010 2nd International Workshop"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/EMICC.2007.4412748"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2006.878112"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2003.1213953"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIR.2004.1356692"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/BIPOL.2002.1042901"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.854597"},{"key":"ref9","first-page":"340","article-title":"A 40 Gb\/s 2.5 V 2 1 PRBS generator in SiGe using a low-voltage logic family","volume-title":"IEEE ISSCC Dig. Tech. Papers","author":"Kucharski"},{"key":"ref10","first-page":"342","article-title":"A 72 Gb\/s 2 1 PRBS generator in SiGe BiCMOS technology","volume-title":"IEEE ISSCC Dig. Tech. Papers","author":"Dickson"}],"event":{"name":"2013 IEEE 56th International Midwest Symposium on Circuits and Systems (MWSCAS)","location":"Columbus, OH, USA","start":{"date-parts":[[2013,8,4]]},"end":{"date-parts":[[2013,8,7]]}},"container-title":["2013 IEEE 56th International Midwest Symposium on Circuits and Systems (MWSCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6653322\/6674559\/06674729.pdf?arnumber=6674729","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,10,25]],"date-time":"2026-10-25T07:10:52Z","timestamp":1792912252000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6674729\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,8]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/mwscas.2013.6674729","relation":{},"subject":[],"published":{"date-parts":[[2013,8]]}}}