{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T06:06:28Z","timestamp":1729663588202,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,8]]},"DOI":"10.1109\/mwscas.2013.6674735","type":"proceedings-article","created":{"date-parts":[[2013,12,4]],"date-time":"2013-12-04T16:14:10Z","timestamp":1386173650000},"page":"661-664","source":"Crossref","is-referenced-by-count":1,"title":["Efficient calibration scheme for high-resolution pipelined ADCs"],"prefix":"10.1109","author":[{"given":"Andreas","family":"Larsson","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jose","family":"Silva-Martinez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2003.821306"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2167272"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2024809"},{"key":"1","doi-asserted-by":"crossref","first-page":"1799","DOI":"10.1109\/JSSC.2004.835826","article-title":"A 12-bit 20-Msample\/s pipelined ADC with nested digital background calibration","author":"wang","year":"2004","journal-title":"IEEE J of Solid-State Circuits"},{"key":"7","doi-asserted-by":"crossref","first-page":"531","DOI":"10.1109\/TCSII.2003.816921","article-title":"Background calibration techniques for multistage pipelined ADCs with digital redundancy","volume":"50","author":"li","year":"2003","journal-title":"IEEE Transactions on Circuit and Systems - II Analog and Digital Signal Processing"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523299"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.914260"},{"key":"4","first-page":"1047","article-title":"A 15-b 40-MS\/s CMOS pipelined ADC with digital background calibration","author":"liu","year":"2005","journal-title":"IEEE J of Solid-State Circuits"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014702"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2004.839534"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/4.261994"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/82.372864"}],"event":{"name":"2013 IEEE 56th International Midwest Symposium on Circuits and Systems (MWSCAS)","start":{"date-parts":[[2013,8,4]]},"location":"Columbus, OH, USA","end":{"date-parts":[[2013,8,7]]}},"container-title":["2013 IEEE 56th International Midwest Symposium on Circuits and Systems (MWSCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6653322\/6674559\/06674735.pdf?arnumber=6674735","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,4]],"date-time":"2019-08-04T08:23:05Z","timestamp":1564906985000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6674735\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,8]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/mwscas.2013.6674735","relation":{},"subject":[],"published":{"date-parts":[[2013,8]]}}}