{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T10:27:33Z","timestamp":1730284053335,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,8]]},"DOI":"10.1109\/mwscas.2013.6674833","type":"proceedings-article","created":{"date-parts":[[2013,12,4]],"date-time":"2013-12-04T16:14:10Z","timestamp":1386173650000},"page":"1051-1054","source":"Crossref","is-referenced-by-count":1,"title":["A high-level synthesis and verification tool for application specific k&lt;sup&gt;th&lt;\/sup&gt; Root Processing Engine"],"prefix":"10.1109","author":[{"given":"Semih","family":"Aslan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hassan","family":"Salamy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jafar","family":"Saniie","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/EIT.2009.5189620"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2003.1207659"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/12.609274"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/12.494097"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2011.0156"},{"key":"6","first-page":"705","article-title":"Fast division on fixedpoint DSP processors using newton-raphson method","volume":"1","author":"nenadic","year":"2005","journal-title":"EUROCON Conf"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.82"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2003.1207675"},{"journal-title":"Computer-Based Numerical and Statistical Techniques","year":"2007","author":"goyal","key":"9"},{"key":"8","first-page":"1","article-title":"C-based PLC to FPGA translation and implementation: The effects of coding styles","author":"economakos","year":"2012","journal-title":"IEEE ICSTCC Conf"},{"journal-title":"Digital Arithmetic","year":"2003","author":"ercegovac","key":"11"}],"event":{"name":"2013 IEEE 56th International Midwest Symposium on Circuits and Systems (MWSCAS)","start":{"date-parts":[[2013,8,4]]},"location":"Columbus, OH, USA","end":{"date-parts":[[2013,8,7]]}},"container-title":["2013 IEEE 56th International Midwest Symposium on Circuits and Systems (MWSCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6653322\/6674559\/06674833.pdf?arnumber=6674833","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T19:55:32Z","timestamp":1490212532000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6674833\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,8]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/mwscas.2013.6674833","relation":{},"subject":[],"published":{"date-parts":[[2013,8]]}}}