{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T19:27:57Z","timestamp":1729625277187,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,8]]},"DOI":"10.1109\/mwscas.2014.6908343","type":"proceedings-article","created":{"date-parts":[[2014,9,30]],"date-time":"2014-09-30T10:54:51Z","timestamp":1412074491000},"page":"25-28","source":"Crossref","is-referenced-by-count":3,"title":["An asynchronous finite impulse response filter design for Digital Signal Processing circuit"],"prefix":"10.1109","author":[{"given":"Liang","family":"Men","sequence":"first","affiliation":[]},{"given":"Jia","family":"Di","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","first-page":"322","article-title":"Delay-insensitive asynchronous ALU for cryogenic temperature environments","author":"brent","year":"2008","journal-title":"Circuits and Systems 2008 MWSCAS 2008 51st Midwest Symposium on"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2014.6908365"},{"key":"10","first-page":"217","article-title":"Bit-Wise MTNCL: An ultra-low power bit-wise pipelined asynchronous circuit design methodology","author":"liang","year":"2010","journal-title":"Circuits and Systems (MWSCAS) 2010 53rd IEEE International Midwest Symposium on"},{"key":"1","doi-asserted-by":"crossref","first-page":"263","DOI":"10.1049\/ip-cds:19990544","article-title":"low power, low noise micropipelined flash a-d converter","volume":"146","author":"kinniment","year":"1999","journal-title":"Circuits Devices and Systems IEE Proceedings-"},{"key":"7","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-031-79800-9","author":"smith","year":"2009","journal-title":"Designing Asynchronous Circuits Using NULL Convention Logic (NCL)"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.1996.542821"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1049\/el:20030237"},{"key":"4","first-page":"196","article-title":"A new class of asynchronous A\/D converters based on time quantization","author":"emmanuel","year":"2003","journal-title":"Asynchronous Circuits and Systems 2003 Proceedings Ninth International Symposium on"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1166\/jolpe.2008.181"},{"key":"8","doi-asserted-by":"crossref","first-page":"411","DOI":"10.1016\/j.sysarc.2005.12.002","article-title":"Speedup of NULL convention digital circuits using NULL cycle reduction","volume":"52","author":"smith","year":"2006","journal-title":"Journal of Systems Architecture"},{"key":"11","first-page":"1","article-title":"An automated design flow framework for delay-insensitive asynchronous circuits","author":"ross","year":"2012","journal-title":"Southeastcon 2012 Proceedings of IEEE"}],"event":{"name":"2014 IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS)","start":{"date-parts":[[2014,8,3]]},"location":"College Station, TX, USA","end":{"date-parts":[[2014,8,6]]}},"container-title":["2014 IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6900043\/6908326\/06908343.pdf?arnumber=6908343","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,7,16]],"date-time":"2023-07-16T18:50:27Z","timestamp":1689533427000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6908343\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,8]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/mwscas.2014.6908343","relation":{},"subject":[],"published":{"date-parts":[[2014,8]]}}}