{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,25]],"date-time":"2025-10-25T19:02:30Z","timestamp":1761418950061},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,8]]},"DOI":"10.1109\/mwscas.2014.6908357","type":"proceedings-article","created":{"date-parts":[[2014,9,30]],"date-time":"2014-09-30T10:54:51Z","timestamp":1412074491000},"page":"81-84","source":"Crossref","is-referenced-by-count":6,"title":["A 8 Gbps 0.67mW 1 tap current integrating DFE in 40nm CMOS"],"prefix":"10.1109","author":[{"given":"Ahmed","family":"Ismail","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sameh","family":"Ibrahim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohamed","family":"Dessouky","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","first-page":"182","article-title":"A 10Gb\/s compact low-power serial I\/O with DFE-IIR equalization in 65nm CMOS","author":"liu","year":"2009","journal-title":"ISSCC Dig Tech Papers"},{"key":"2","first-page":"216","article-title":"A 19Gb\/s 38mW 1-tap speculative DFE receiver in 90nm CMOS","author":"turker","year":"2009","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"10","first-page":"314","article-title":"A double-tail latch-type voltage sense amplifier with 18ps setup+hold time","author":"schinkel","year":"2007","journal-title":"ISSCC Dig Tech Papers"},{"key":"1","first-page":"230","article-title":"A 7Gb\/s 9.3mW 2-Tap current-integrating DFE receiver","author":"bulzacchelli","year":"2007","journal-title":"ISSCC Dig Tech Papers"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757331"},{"key":"6","first-page":"446","article-title":"A 15Gb\/s 0.5mW\/Gb\/s 2-tap DFE receiver with far-end crosstalk cancellation","author":"nazari","year":"2011","journal-title":"ISSCC Dig Tech Papers"},{"key":"5","first-page":"206","article-title":"A 20-Gb\/s, 0.66-pJ\/bit serial receiver with 2-stage continuous-time linear equalizer and 1-tap decision feedback equalizer in 45nm SOI CMOS","author":"proesel","year":"2011","journal-title":"VLSIC"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014733"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977461"},{"key":"8","first-page":"244","article-title":"A 2Gbps integrating 2-tap DFE receiver for multidrop single-ended signaling system","author":"bae","year":"2004","journal-title":"ISSCC Dig Tech Papers"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2134450"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.903076"}],"event":{"name":"2014 IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS)","start":{"date-parts":[[2014,8,3]]},"location":"College Station, TX, USA","end":{"date-parts":[[2014,8,6]]}},"container-title":["2014 IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6900043\/6908326\/06908357.pdf?arnumber=6908357","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T15:06:05Z","timestamp":1490281565000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6908357\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,8]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/mwscas.2014.6908357","relation":{},"subject":[],"published":{"date-parts":[[2014,8]]}}}