{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T22:31:37Z","timestamp":1725661897033},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,8]]},"DOI":"10.1109\/mwscas.2014.6908365","type":"proceedings-article","created":{"date-parts":[[2014,9,30]],"date-time":"2014-09-30T14:54:51Z","timestamp":1412088891000},"page":"113-116","source":"Crossref","is-referenced-by-count":1,"title":["Framework of a scalable delay-insensitive asynchronous platform enabling heterogeneous concurrency"],"prefix":"10.1109","author":[{"given":"Liang","family":"Men","sequence":"first","affiliation":[]},{"given":"Jia","family":"Di","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","first-page":"927","article-title":"Efficient program scheduling for heterogeneous multi-core processors","author":"jian","year":"2009","journal-title":"Proceedings of the 46th Annual Design Automation Conference"},{"key":"2","first-page":"345","article-title":"Energy-efficient scheduling on heterogeneous multi-core architectures","author":"jason","year":"2012","journal-title":"Proceedings of the 2012 ACM\/ IEEE International Symposium on Low Power Electronics and Design"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4471-0189-5"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310764"},{"key":"7","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-031-79800-9","author":"smith","year":"2009","journal-title":"Designing Asynchronous Circuits Using NULL Convention Logic (NCL)"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.1996.542821"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2014.39"},{"key":"4","first-page":"23","article-title":"Core architecture optimization for heterogeneous chip multiprocessors","author":"rakesh","year":"2006","journal-title":"Proceedings of the 15th international Conference on Parallel Architectures and Compilation Techniques"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/43.402497"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1166\/jolpe.2008.181"},{"journal-title":"Ideas about Arbiters","year":"1980","author":"seitz","key":"11"}],"event":{"name":"2014 IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS)","start":{"date-parts":[[2014,8,3]]},"location":"College Station, TX, USA","end":{"date-parts":[[2014,8,6]]}},"container-title":["2014 IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6900043\/6908326\/06908365.pdf?arnumber=6908365","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,7,16]],"date-time":"2023-07-16T22:48:41Z","timestamp":1689547721000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6908365\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,8]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/mwscas.2014.6908365","relation":{},"subject":[],"published":{"date-parts":[[2014,8]]}}}