{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,3]],"date-time":"2026-03-03T00:53:02Z","timestamp":1772499182352,"version":"3.50.1"},"reference-count":22,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,8]]},"DOI":"10.1109\/mwscas.2014.6908390","type":"proceedings-article","created":{"date-parts":[[2014,9,30]],"date-time":"2014-09-30T10:54:51Z","timestamp":1412074491000},"page":"213-217","source":"Crossref","is-referenced-by-count":2,"title":["Don't cares based dynamic test vector compaction in SAT-ATPG"],"prefix":"10.1109","author":[{"given":"Kareem","family":"Habib","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mona","family":"Safar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohamed","family":"Dessouky","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ashraf","family":"Salem","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2013.6562675"},{"key":"22","first-page":"93","author":"lee","year":"1993","journal-title":"Atalanta An efficient ATPG for combinational circuits"},{"key":"17","author":"david","year":"1985","journal-title":"The ISCAS'85 Benchmark Circuits and Netlist Format"},{"key":"18","doi-asserted-by":"crossref","first-page":"353","DOI":"10.1109\/43.265676","article-title":"A new dynamic test vector compaction for automatic test pattern generation","volume":"13","author":"bechir","year":"1994","journal-title":"Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on"},{"key":"15","first-page":"648","article-title":"A SAT-based implication engine for efficient ATPG, equivalence checking, and optimization of netlists","author":"paul","year":"1997","journal-title":"Proceedings of the 1997 IEEE\/ACM international Conference on Computer-Aided Design"},{"key":"16","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4613-2821-6","volume":"2","author":"brayton","year":"1984","journal-title":"Logic Minimization Algorithms for VLSI Synthesis"},{"key":"13","first-page":"227","article-title":"Tiguan: Thread-parallel integrated test pattern generator utilizing satisfiability analysis","author":"alejandro","year":"2009","journal-title":"VLSI Design 2009 22nd International Conference on"},{"key":"14","first-page":"25","article-title":"Efficiency of multi-valued encoding in SAT-based ATPG","author":"g\ufffdrschwin","year":"2006","journal-title":"Multiple-Valued Logic 2006 ISMVL 2006 36th International Symposium on"},{"key":"11","author":"huan","year":"2012","journal-title":"TG-Pro A SAT-based ATPG System System Description"},{"key":"12","first-page":"187","article-title":"Dynamic compaction in SAT-based ATPG","author":"alejandro","year":"2009","journal-title":"2009 Asian Test Symposium ats"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2012.6219063"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1983.1676174"},{"key":"20","first-page":"85","article-title":"Improved SAT-based ATPG: More constraints, better compaction","author":"stephan","year":"2013","journal-title":"Computer-Aided Design (ICCAD) 2013 IEEE\/ACM International Conference on"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1981.1675757"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.104.0278"},{"key":"10","doi-asserted-by":"crossref","first-page":"1167","DOI":"10.1109\/43.536723","article-title":"Combinational test generation using satisfiability","volume":"15","author":"paul","year":"1996","journal-title":"Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on"},{"key":"7","article-title":"Lingeling, plingeling and treengeling entering the SAT competition 2013","volume":"51","author":"biere","year":"2013","journal-title":"Proceedings of SAT Competition 2013 Solver and"},{"key":"6","author":"zhaohui","year":"2003","journal-title":"zChaff"},{"key":"5","article-title":"MiniSat: A SAT solver with conflict-clause minimization","volume":"5","author":"een","year":"2005","journal-title":"SAT"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/43.108614"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2005.55"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1999.810638"}],"event":{"name":"2014 IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS)","location":"College Station, TX, USA","start":{"date-parts":[[2014,8,3]]},"end":{"date-parts":[[2014,8,6]]}},"container-title":["2014 IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6900043\/6908326\/06908390.pdf?arnumber=6908390","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T17:29:40Z","timestamp":1498152580000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6908390\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,8]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/mwscas.2014.6908390","relation":{},"subject":[],"published":{"date-parts":[[2014,8]]}}}