{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T06:44:09Z","timestamp":1725518649023},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,8]]},"DOI":"10.1109\/mwscas.2014.6908391","type":"proceedings-article","created":{"date-parts":[[2014,9,30]],"date-time":"2014-09-30T10:54:51Z","timestamp":1412074491000},"page":"218-221","source":"Crossref","is-referenced-by-count":0,"title":["Fixing power bugs at RTL stage using PSL assertions"],"prefix":"10.1109","author":[{"given":"Carla","family":"Purdy","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chandan","family":"Singh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rashna","family":"Seli","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"publisher","DOI":"10.1201\/9780203010235"},{"journal-title":"The Electronics Handbook","year":"1996","author":"whitaker","key":"18"},{"journal-title":"Assertion-Based Design","year":"2004","author":"foster","key":"15"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2013.6549828"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5453-0"},{"journal-title":"A Practical Introduction to PSL","year":"2006","author":"eisner","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/INDCON.2011.6139440"},{"key":"12","article-title":"Physical and silicon measures of low power clock gating success: An apple to apple case study","author":"pokhrel","year":"2007","journal-title":"Synopsys Users Group (SNUG)"},{"journal-title":"Low-Power Electronics Design","year":"2008","author":"piguet","key":"3"},{"key":"2","article-title":"Tutorial T2: System and RTL low power design","author":"panda","year":"2013","journal-title":"VLSI and Embedded System Conference"},{"journal-title":"Low Power Methodology Manual For System-on-Chip Design","year":"2007","author":"keating","key":"1"},{"key":"10","article-title":"Clock gated low power sequential circuit design","author":"baghel","year":"2013","journal-title":"Information & Communication Technologies (ICT) IEEE Conference"},{"year":"2004","key":"7"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2011.73"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/EWDTS.2008.5580137"},{"journal-title":"IEEE Standard for Design and Verification of LowPower Integrated Circuits","year":"2009","key":"4"},{"journal-title":"Standard for Property Specification Language (PSL) -IEC 62531 2012(E)","year":"2012","key":"9"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2009.4810352"}],"event":{"name":"2014 IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS)","start":{"date-parts":[[2014,8,3]]},"location":"College Station, TX, USA","end":{"date-parts":[[2014,8,6]]}},"container-title":["2014 IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6900043\/6908326\/06908391.pdf?arnumber=6908391","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T16:16:32Z","timestamp":1490285792000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6908391\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,8]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/mwscas.2014.6908391","relation":{},"subject":[],"published":{"date-parts":[[2014,8]]}}}