{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T06:23:32Z","timestamp":1725431012620},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,8]]},"DOI":"10.1109\/mwscas.2014.6908459","type":"proceedings-article","created":{"date-parts":[[2014,9,30]],"date-time":"2014-09-30T14:54:51Z","timestamp":1412088891000},"page":"491-494","source":"Crossref","is-referenced-by-count":0,"title":["Simulations of 3<sup>rd<\/sup> order voltage switched CP-PLL using a fast event switching macromodeling"],"prefix":"10.1109","author":[{"given":"Ehsan","family":"Ali","sequence":"first","affiliation":[]},{"given":"Wenceslas","family":"Rahajandraibe","sequence":"additional","affiliation":[]},{"given":"Fayrouz","family":"Haddad","sequence":"additional","affiliation":[]},{"given":"Christian","family":"Hangmann","sequence":"additional","affiliation":[]},{"given":"Christian","family":"Hedayat","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"PLL Performance Simulation and Design","year":"2003","author":"banerjee","key":"17"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/19.769675"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1007\/BF00713978"},{"journal-title":"CMOS PLL Synthesizers Analysis and Design","year":"2005","author":"shu","key":"16"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/26.297861"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1999.777881"},{"key":"11","first-page":"153","author":"ali","year":"0","journal-title":"Simulative Characterization of the Stability for Second Order Voltage Switched CP-PLL"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1049\/cp:20040529"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TCOM.1980.1094619"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TCOM.1982.1095413"},{"journal-title":"Phaselock Techniques","year":"1979","author":"gardner","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.5194\/ars-8-161-2010"},{"key":"7","first-page":"99","article-title":"High level modeling applied to second order charge-pump PLL circuit","author":"hedayat","year":"1997","journal-title":"TI Technical Journal"},{"key":"6","article-title":"Event driven simulation of the second order voltage operated CP-PLL","author":"ali","year":"2012","journal-title":"SAME Conference Nice France"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.1985.350140"},{"journal-title":"Phase-Locked Loops","year":"1984","author":"best","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/SCD.2011.6068711"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008326315191"}],"event":{"name":"2014 IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS)","start":{"date-parts":[[2014,8,3]]},"location":"College Station, TX, USA","end":{"date-parts":[[2014,8,6]]}},"container-title":["2014 IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6900043\/6908326\/06908459.pdf?arnumber=6908459","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T16:05:26Z","timestamp":1602691526000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6908459"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,8]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/mwscas.2014.6908459","relation":{},"subject":[],"published":{"date-parts":[[2014,8]]}}}