{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:53:48Z","timestamp":1759146828422},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,8]]},"DOI":"10.1109\/mwscas.2014.6908563","type":"proceedings-article","created":{"date-parts":[[2014,9,30]],"date-time":"2014-09-30T10:54:51Z","timestamp":1412074491000},"page":"909-912","source":"Crossref","is-referenced-by-count":5,"title":["Leakage and delay analysis in FinFET array multiplier circuits"],"prefix":"10.1109","author":[{"given":"Joseph","family":"Whitehouse","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eugene","family":"John","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.91"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2000.852648"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228414"},{"key":"16","doi-asserted-by":"crossref","first-page":"2","DOI":"10.1145\/1283780.1283783","article-title":"Compact modeling of carbon nanotube transistor for early stage process-design exploration","author":"balijepalli","year":"2007","journal-title":"Low Power Electronics and Design (ISLPED) 2007 ACM\/IEEE International Symposium on"},{"key":"13","first-page":"252","article-title":"Digital building blocks","author":"harris","year":"2012","journal-title":"Digital Design and computer Architecture"},{"year":"0","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCCCM.2013.6648909"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDER.2004.1356490"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2028416"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/MCD.2004.1263404"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2013.2260816"},{"key":"10","first-page":"261","article-title":"Designing and simulation of full adder cell using FINFET technique","author":"richa","year":"2013","journal-title":"Intelligent Systems and Control (ISCO) 2013 7th International Conference"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2227850"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2009633"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2006.229286"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2040094"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/LASCAS.2013.6519063"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419680"}],"event":{"name":"2014 IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS)","start":{"date-parts":[[2014,8,3]]},"location":"College Station, TX, USA","end":{"date-parts":[[2014,8,6]]}},"container-title":["2014 IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6900043\/6908326\/06908563.pdf?arnumber=6908563","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T12:05:32Z","timestamp":1602677132000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6908563"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,8]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/mwscas.2014.6908563","relation":{},"subject":[],"published":{"date-parts":[[2014,8]]}}}