{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T14:21:51Z","timestamp":1725459711392},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,8]]},"DOI":"10.1109\/mwscas.2014.6908564","type":"proceedings-article","created":{"date-parts":[[2014,9,30]],"date-time":"2014-09-30T14:54:51Z","timestamp":1412088891000},"page":"913-916","source":"Crossref","is-referenced-by-count":3,"title":["Data retention voltage analysis of various low-power SRAM topologies"],"prefix":"10.1109","author":[{"given":"Kester","family":"Leochico","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eugene","family":"John","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Predictive Technology Model (PTM)","year":"0","key":"17"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2005814"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/SOCDC.2010.5682907"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908005"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2042184"},{"journal-title":"Digital Integrated Circuits A Design Perspective","year":"2003","author":"rabaey","key":"11"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859030"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/EDSSC.2012.6482890"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/.2005.1469239"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.891726"},{"key":"10","doi-asserted-by":"crossref","DOI":"10.1007\/978-0-387-71713-5","author":"rabaey","year":"2009","journal-title":"Low Power Design Essentials"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2085970"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2013.6674687"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-36140-1_12"},{"key":"4","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1109\/IMW.2010.5488323","article-title":"A 40nm low power SRAM retention circuit with PVT-aware self-refreshing virtual VDD regulation","author":"dray","year":"2010","journal-title":"2010 IEEE International Memory Workshop"},{"key":"9","first-page":"55","article-title":"SRAM leakage suppression by minimizing standby supply voltage","author":"qin","year":"2004","journal-title":"SCS 2003 International Symposium on Signals Circuits and Systems Proceedings (Cat No 03EX720)"},{"journal-title":"Deep Sub-Micron SRAM Design for Ultra-Low Leakage Standby Operation","year":"2007","author":"qin","key":"8"}],"event":{"name":"2014 IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS)","start":{"date-parts":[[2014,8,3]]},"location":"College Station, TX, USA","end":{"date-parts":[[2014,8,6]]}},"container-title":["2014 IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6900043\/6908326\/06908564.pdf?arnumber=6908564","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T16:01:02Z","timestamp":1602691262000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6908564"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,8]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/mwscas.2014.6908564","relation":{},"subject":[],"published":{"date-parts":[[2014,8]]}}}