{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T15:09:02Z","timestamp":1729609742453,"version":"3.28.0"},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,8]]},"DOI":"10.1109\/mwscas.2015.7282043","type":"proceedings-article","created":{"date-parts":[[2015,10,1]],"date-time":"2015-10-01T22:05:25Z","timestamp":1443737125000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["A 40Gb\/s 39mW 3-tap adaptive closed-loop decision feedback equalizer in 65nm CMOS"],"prefix":"10.1109","author":[{"family":"Weidong Cao","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Ziqiang Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Dongmei Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Xuqiang Zheng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Fule Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Chun Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Zhihua Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"42","article-title":"A 0.94 mW\/Gb\/s 22 Gb\/s 2-tap partial-response DFE receiver in 40 nm LP CMOS","author":"jung","year":"2013","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref3","first-page":"218","article-title":"A 40 Gb\/s decision feedback equalizer using back-gate feedback technique","author":"hsieh","year":"2009","journal-title":"2009 Symp VLSI Circuits Dig"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"3220","DOI":"10.1109\/JSSC.2012.2216412","article-title":"A 19-Gb\/s Serial Link ReceiverWith Both 4- Tap FFE and 5-Tap DFE Functions in 45-nm SOI CMOS","volume":"47","author":"ankur","year":"2012","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref5","first-page":"282","article-title":"A 6.5 mW inductorless CMOS frequency divider-by-4 operating up to 70 GHz","author":"ghilioni","year":"2011","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.892189"},{"key":"ref2","first-page":"30","article-title":"A 66 Gb\/s 46 mW 3- Tap Decision Feedback Equalizer in 65 nm CMOS","author":"lu","year":"2013","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757330"}],"event":{"name":"2015 IEEE 58th International Midwest Symposium on Circuits and Systems (MWSCAS)","start":{"date-parts":[[2015,8,2]]},"location":"Fort Collins, CO, USA","end":{"date-parts":[[2015,8,5]]}},"container-title":["2015 IEEE 58th International Midwest Symposium on Circuits and Systems (MWSCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7269503\/7281994\/07282043.pdf?arnumber=7282043","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T14:36:23Z","timestamp":1602686183000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7282043"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,8]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/mwscas.2015.7282043","relation":{},"subject":[],"published":{"date-parts":[[2015,8]]}}}