{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T06:25:59Z","timestamp":1729664759625,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,8]]},"DOI":"10.1109\/mwscas.2015.7282074","type":"proceedings-article","created":{"date-parts":[[2015,10,1]],"date-time":"2015-10-01T18:05:25Z","timestamp":1443722725000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["A contactless testing methodology for pre-bond interposer"],"prefix":"10.1109","author":[{"family":"Jianfei Jiang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Weiguang Sheng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Qin Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Zhigang Mao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2013.37"},{"key":"ref3","first-page":"147","article-title":"Post-bond Testing of the Silicon Interposer and Micro-bumps in 2.5D ICs","author":"ran","year":"2013","journal-title":"22nd Asian Test Symposium (ATS)"},{"key":"ref10","first-page":"1","article-title":"Development of TSV interposer with 300 mm wafer for 3D packaging","author":"yoshimi","year":"2013","journal-title":"Proc of Symposium on Design Test Integration & Packaging of MEMS\/MOEMS (DTIP 2011)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2013.38"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICSJ.2013.6756074"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"1410","DOI":"10.1109\/TCAD.2014.2331336","article-title":"Scan-Based Testing of Post-Bond Silicon Interposer Interconnects in 2.5-D ICs","volume":"33","author":"ran","year":"2014","journal-title":"IEEE Trans Computer-Aided Design of Integrated Circuits and Systems"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593111"},{"article-title":"Silicon Interposer Testing for Three Dimensional Chip Stack","year":"2011","author":"christo","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2011.6139181"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/EPTC.2014.7028352"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.2004.1270547"}],"event":{"name":"2015 IEEE 58th International Midwest Symposium on Circuits and Systems (MWSCAS)","start":{"date-parts":[[2015,8,2]]},"location":"Fort Collins, CO, USA","end":{"date-parts":[[2015,8,5]]}},"container-title":["2015 IEEE 58th International Midwest Symposium on Circuits and Systems (MWSCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7269503\/7281994\/07282074.pdf?arnumber=7282074","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T16:37:39Z","timestamp":1498235859000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7282074\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,8]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/mwscas.2015.7282074","relation":{},"subject":[],"published":{"date-parts":[[2015,8]]}}}