{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T08:35:09Z","timestamp":1725784509181},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,8]]},"DOI":"10.1109\/mwscas.2015.7282098","type":"proceedings-article","created":{"date-parts":[[2015,10,1]],"date-time":"2015-10-01T18:05:25Z","timestamp":1443722725000},"page":"1-4","source":"Crossref","is-referenced-by-count":2,"title":["An 8Gbps discrete time linear equalizer in 40nm CMOS technology"],"prefix":"10.1109","author":[{"given":"Ahmed","family":"Ismail","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sameh","family":"Ibrahim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohamed","family":"Dessouky","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2014.6908357"},{"key":"ref3","first-page":"230","article-title":"A 7Gb\/s 9.3mW 2-Tap Current-Integrating DFE Receiver","author":"bulzacchelli","year":"2007","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2305217"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6177031"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.903076"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014733"},{"key":"ref8","first-page":"136","article-title":"An 8 GB\/s quad-skew-cancelling parallel transceiver in 90 nm CMOS for high-speed DRAM interface","author":"kim","year":"2012","journal-title":"ISSCC"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2011.6026623"},{"key":"ref2","first-page":"206","article-title":"A 20-Gb\/s, 0.66-pJ\/bit Serial Receiver with 2-Stage Continuous-Time Linear Equalizer and 1-Tap Decision Feedback Equalizer in 45nm SOI CMOS","author":"proesel","year":"2011","journal-title":"VLSIC"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2185342"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2013.6487622"}],"event":{"name":"2015 IEEE 58th International Midwest Symposium on Circuits and Systems (MWSCAS)","start":{"date-parts":[[2015,8,2]]},"location":"Fort Collins, CO, USA","end":{"date-parts":[[2015,8,5]]}},"container-title":["2015 IEEE 58th International Midwest Symposium on Circuits and Systems (MWSCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7269503\/7281994\/07282098.pdf?arnumber=7282098","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T16:22:43Z","timestamp":1490372563000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7282098\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,8]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/mwscas.2015.7282098","relation":{},"subject":[],"published":{"date-parts":[[2015,8]]}}}