{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,26]],"date-time":"2025-06-26T12:48:09Z","timestamp":1750942089258},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,8]]},"DOI":"10.1109\/mwscas.2015.7282172","type":"proceedings-article","created":{"date-parts":[[2015,10,1]],"date-time":"2015-10-01T18:05:25Z","timestamp":1443722725000},"page":"1-4","source":"Crossref","is-referenced-by-count":5,"title":["Process variation immunity of alternative 16nm HK\/MG-based FPGA logic blocks"],"prefix":"10.1109","author":[{"given":"Ahmad","family":"Alzahrani","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ronald F.","family":"DeMara","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1016\/j.micpro.2012.09.009"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/TCAD.2005.852295"},{"year":"2003","author":"pi","article-title":"FPGA lookup table with transmission gate structure for reliable low-voltage operation","key":"ref12"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/TVLSI.2004.824300"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/IEDM.2007.4419002"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/FPL.2013.6645511"},{"year":"2011","journal-title":"International Technology Roadmap for Semiconductors ITRS Tech Rep","article-title":"Design for manufacturability technology requirements table","key":"ref3"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/FPT.2013.6718323"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1145\/1723112.1723158"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/TVLSI.2008.2011555"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/5.573737"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/IEDM.2007.4418976"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/TED.2011.2121913"},{"key":"ref9","first-page":"19","article-title":"FPGA device and architecture evaluation considering process variations","author":"wong","year":"2005","journal-title":"Proc IEEE\/ACM International Conference on Computer-Aided Design (ICCAD'05)"}],"event":{"name":"2015 IEEE 58th International Midwest Symposium on Circuits and Systems (MWSCAS)","start":{"date-parts":[[2015,8,2]]},"location":"Fort Collins, CO, USA","end":{"date-parts":[[2015,8,5]]}},"container-title":["2015 IEEE 58th International Midwest Symposium on Circuits and Systems (MWSCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7269503\/7281994\/07282172.pdf?arnumber=7282172","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T16:43:16Z","timestamp":1490373796000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7282172\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,8]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/mwscas.2015.7282172","relation":{},"subject":[],"published":{"date-parts":[[2015,8]]}}}