{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,24]],"date-time":"2025-06-24T20:04:56Z","timestamp":1750795496928,"version":"3.28.0"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,8]]},"DOI":"10.1109\/mwscas.2015.7282184","type":"proceedings-article","created":{"date-parts":[[2015,10,1]],"date-time":"2015-10-01T18:05:25Z","timestamp":1443722725000},"page":"1-4","source":"Crossref","is-referenced-by-count":2,"title":["A 14-bit 200MS\/s low-power pipelined flash-SAR ADC"],"prefix":"10.1109","author":[{"family":"Jifang Wu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Fule Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Weitao Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Chun Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Zhihua Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","article-title":"A Merged First and Second Stage for Low Power Pipelined ADC","author":"yang","year":"2013","journal-title":"IEEE ISCAS"},{"key":"ref3","article-title":"An Over-60 dB True Rail-to-Rail Performance Using Correlated Level Shifting and an Opamp With Only 30 dB Loop Gain","volume":"43","author":"robert gregoire","year":"2008","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-011-9687-5"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032636"},{"key":"ref8","first-page":"314","article-title":"A Double-Tail Latch-Type Voltage Sense Amplifier with 18ps Setup+Hold Time","author":"schinkel","year":"2007","journal-title":"IEEE International Solid-State Circuits Conference"},{"key":"ref7","article-title":"A Low Power 6-bit Flash ADC With Reference Voltage and Common-Mode Calibration","volume":"44","author":"chun-ying","year":"2009","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref2","article-title":"A Dual-Channel Pipelined ADC With Sub-ADC Based on Flash-SAR Architecture","volume":"59","author":"young-deuk","year":"2012","journal-title":"IEEE Trans Circuits and Syst II"},{"key":"ref9","article-title":"A 12b 200MS\/s Frequency Scalable Zero-Crossing Based Pipelined ADC in 55nm CMOS","author":"soon-kyun","year":"0","journal-title":"IEEE CICC 2012 6330697"},{"key":"ref1","first-page":"382","article-title":"A 0.06mm2 8.9b ENOB 40MS\/s Pipelined SAR ADC in 65nm CMOS","author":"furuta","year":"2010","journal-title":"IEEE ISSCC Dig Tech Papers"}],"event":{"name":"2015 IEEE 58th International Midwest Symposium on Circuits and Systems (MWSCAS)","start":{"date-parts":[[2015,8,2]]},"location":"Fort Collins, CO, USA","end":{"date-parts":[[2015,8,5]]}},"container-title":["2015 IEEE 58th International Midwest Symposium on Circuits and Systems (MWSCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7269503\/7281994\/07282184.pdf?arnumber=7282184","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T16:46:52Z","timestamp":1490374012000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7282184\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,8]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/mwscas.2015.7282184","relation":{},"subject":[],"published":{"date-parts":[[2015,8]]}}}