{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,19]],"date-time":"2025-04-19T04:50:38Z","timestamp":1745038238733,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,8]]},"DOI":"10.1109\/mwscas.2015.7282198","type":"proceedings-article","created":{"date-parts":[[2015,10,1]],"date-time":"2015-10-01T22:05:25Z","timestamp":1443737125000},"page":"1-4","source":"Crossref","is-referenced-by-count":2,"title":["Revisiting redundant Booth with bias multipliers"],"prefix":"10.1109","author":[{"given":"Sampoorna","family":"Mallipeddi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"James E.","family":"Stine","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JRPROC.1961.287779"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1961.5219227"},{"key":"ref10","first-page":"349","article-title":"Some Schemes for Parallel Multipliers","volume":"34","author":"dadda","year":"1965","journal-title":"Alta Frequenza"},{"journal-title":"Digital Arithmetic","year":"2004","author":"ercegovac","key":"ref6"},{"journal-title":"CMOS VLSI Design A Circuits and Systems Perspective","year":"2010","author":"weste","key":"ref11"},{"article-title":"Fast multiplication: Algorithms and implementations","year":"1994","author":"bewick","key":"ref5"},{"article-title":"Optimization of column compression multipliers","year":"2007","author":"bickerstaff","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1985.1676634"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1093\/qjmam\/4.2.236"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCOM.1975.1092740"},{"journal-title":"Computer Organization and Design the Hardware\/Software Interface Third Edition","year":"2013","author":"patterson","key":"ref1"}],"event":{"name":"2015 IEEE 58th International Midwest Symposium on Circuits and Systems (MWSCAS)","start":{"date-parts":[[2015,8,2]]},"location":"Fort Collins, CO, USA","end":{"date-parts":[[2015,8,5]]}},"container-title":["2015 IEEE 58th International Midwest Symposium on Circuits and Systems (MWSCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7269503\/7281994\/07282198.pdf?arnumber=7282198","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T20:40:17Z","timestamp":1490388017000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7282198\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,8]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/mwscas.2015.7282198","relation":{},"subject":[],"published":{"date-parts":[[2015,8]]}}}