{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T10:29:15Z","timestamp":1730284155908,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,10]]},"DOI":"10.1109\/mwscas.2016.7869975","type":"proceedings-article","created":{"date-parts":[[2017,3,7]],"date-time":"2017-03-07T19:33:58Z","timestamp":1488915238000},"page":"1-4","source":"Crossref","is-referenced-by-count":2,"title":["Experimental evaluation and comparison of time-multiplexed multi-FPGA routing architectures"],"prefix":"10.1109","author":[{"given":"Asmeen","family":"Kashif","sequence":"first","affiliation":[]},{"given":"Mohammed A. S.","family":"Khalid","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"426","article-title":"Maxwell - a 64 FPGA Supercomputer","volume":"16","author":"baxter","year":"2008","journal-title":"Engineering Letters"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/TVLSI.2010.2055170"},{"year":"2006","journal-title":"Quick look under the hood of abc a programmer's manual","key":"ref12"},{"year":"1998","author":"karypis","journal-title":"HMeTiS A Hypergraph Partitioning Package Version 1 5 3","key":"ref13"},{"key":"ref14","article-title":"Partitioning Digital Circuits for Implementation on Multiple FPGA ICs","author":"kuznar","year":"1993","journal-title":"MCNC Technical report"},{"year":"2005","author":"albrecht","journal-title":"IWLS 2005 Benchmarks","key":"ref15"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1145\/2145694.2145720"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/43.640619"},{"key":"ref6","article-title":"Results from Xilinx UltraScale VU440 based HAPS-80 with HAPS ProtoCompiler","author":"posner","year":"2016","journal-title":"Breaking the Three Laws Blog Synopys com"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/ICM.2006.373292"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1007\/978-3-319-19174-4_8"},{"year":"2005","author":"wakerly","journal-title":"Digital Design Principles and Practices","key":"ref7"},{"key":"ref2","article-title":"FPGA-Based Prototyping Methodology Manual","author":"amos","year":"2011","journal-title":"Synopsys"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/92.820759"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/MM.2015.42"}],"event":{"name":"2016 IEEE 59th International Midwest Symposium on Circuits and Systems (MWSCAS)","start":{"date-parts":[[2016,10,16]]},"location":"Abu Dhabi, United Arab Emirates","end":{"date-parts":[[2016,10,19]]}},"container-title":["2016 IEEE 59th International Midwest Symposium on Circuits and Systems (MWSCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7862453\/7869936\/07869975.pdf?arnumber=7869975","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,11]],"date-time":"2017-03-11T02:40:57Z","timestamp":1489200057000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7869975\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/mwscas.2016.7869975","relation":{},"subject":[],"published":{"date-parts":[[2016,10]]}}}