{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,22]],"date-time":"2025-03-22T10:24:07Z","timestamp":1742639047884,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,10]]},"DOI":"10.1109\/mwscas.2016.7870034","type":"proceedings-article","created":{"date-parts":[[2017,3,7]],"date-time":"2017-03-07T19:33:58Z","timestamp":1488915238000},"page":"1-4","source":"Crossref","is-referenced-by-count":11,"title":["A 90 nm leakage control transistor based clock gating for low power flip flop applications"],"prefix":"10.1109","author":[{"given":"Pritam","family":"Bhattacharjee","sequence":"first","affiliation":[]},{"given":"Alak","family":"Majumder","sequence":"additional","affiliation":[]},{"given":"Tushar Dhabal","family":"Das","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"1","article-title":"Effects of different clock gating techinques on design","volume":"3","author":"sharma","year":"2012","journal-title":"Int J Eng Sci Res"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2013.6674675"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.824307"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IADCC.2015.7154761"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/CICT.2013.6558136"},{"year":"0","key":"ref15"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/344166.344540"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/j.protcy.2015.10.075"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419847"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/S0026-2692(00)00072-0"},{"key":"ref8","first-page":"106","article-title":"A review of clock gating techniques","volume":"1","author":"kathuria","year":"2011","journal-title":"MIT International Journal of Electronics and Communication Engineering"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/INDCON.2011.6139440"},{"article-title":"Deterministic clock gating for low power VLSI design","year":"0","author":"aanandam","key":"ref2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.821547"},{"key":"ref9","article-title":"Leakage power and delay analysis of LECTOR based CMOS circuits.","author":"preeti","year":"2011","journal-title":"ICCT"}],"event":{"name":"2016 IEEE 59th International Midwest Symposium on Circuits and Systems (MWSCAS)","start":{"date-parts":[[2016,10,16]]},"location":"Abu Dhabi, United Arab Emirates","end":{"date-parts":[[2016,10,19]]}},"container-title":["2016 IEEE 59th International Midwest Symposium on Circuits and Systems (MWSCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7862453\/7869936\/07870034.pdf?arnumber=7870034","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T10:43:26Z","timestamp":1489833806000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7870034\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/mwscas.2016.7870034","relation":{},"subject":[],"published":{"date-parts":[[2016,10]]}}}